Circuit Diagram(Mian 5) - Roland V-Synth Service Notes

Hide thumbs Also See for V-Synth:
Table of Contents

Advertisement

Mar.2003

CIRCUIT DIAGRAM(MIAN 5)

fig.main-5
PCMCIA
CA25
CA24
BCA[23..0]
BCA[23..0]
From
SH4
BCD[15..0]
BCD[15..0]
C552
D
BCD10
9
BCD9
8
7
BCD8
BCD15
6
5
BCD14
BCD13
4
IC521A
BCD12
3
2
BCD11
XCARD_DETECT_A
1
3
XCARD_D/S
19
2
1
XCARD_SELECT_A
HD74LV32AT
IC519
HD74LV245AT
C555
D
BCD2
9
+
+
D 3.3
D 3.3
BCD1
8
7
BCD0
BCD7
6
IC548A
BCD6
5
IC550A
BCD5
4
HD74LV00AT
2
5
BCD4
3
D
Q
1
2
BCD3
3
1
CK
2
19
3
1
XCARD_RD
Q
IC523
+
D 3.3
TC7WH74FU
HD74LV245AT
IC550B
4
6
5
D 3.3
+
CARD_POWER
RA524
C557
100K
From
SLOT
D
XCA_IOIS16
9
8
RDY
CARD_A_WAIT
7
6
XREG
5
XICIOWR
4
XICIORD
3
XBWEH
2
XBRD2
From
19
SH4
1
+
D 3.3
XPCM-CE1A
XBCE2A
IC524B
TC7WH08FU
5
XPCM-CE1A
3
XCARD_SELECT_A
6
XBCE2A
TP510
1
XBCE2B
IC550C
+
9
D 3.3
8
C559
10
IC521D
IC550D
0.1
IC550E
12
HD74LV00AT
12
D
11
11
13
13
HD74LV32AT
D
D
D
47
+
D 3.3
L513
0.1
RA507
RA508
CARD_POWER
22
10K
11
8
9
C_D10
C_D11
1
16
A8
B8
12
7
10
C_D9
C_D12
2
15
A7
B7
13
6
11
3
14
C_D8
C_D13
A6
B6
14
5
12
C_D15
C_D14
4
13
A5
B5
15
4
13
5
12
C_D14
C_D15
A4
B4
16
3
14
C_D13
C_D8
6
11
A3
B3
17
2
15
C_D12
C_D9
7
10
A2
B2
18
1
16
8
9
C_D11
C_D10
A1
B1
OE
DIR
D
+
D 3.3
L516
0.1
RA511
RA512
22
10K
11
8
9
C_D2
C_D3
1
16
BCA23
A8
B8
12
7
10
C_D1
C_D4
2
15
BCA22
A7
B7
13
6
11
3
14
C_D0
C_D5
BCA16
A6
B6
14
5
12
C_D7
C_D6
4
13
BCA21
A5
B5
15
4
13
C_D6
C_D7
5
12
BCA20
A4
B4
16
3
14
C_D5
C_D0
6
11
BCA19
A3
B3
17
2
15
C_D4
C_D1
7
10
BCA18
A2
B2
18
1
16
8
9
C_D3
C_D2
BCA17
A1
B1
OE
DIR
D
BCA12
BCA15
BCA14
BCA13
BCA8
BCA9
BCA11
+
D 3.3
BCA10
CARD_POWER
RA515
+
0.1
D 3.3
100K
L518
RA517
To
22
SH4
11
8
9
BCA0
A8
B8
XBIOIS16
12
7
10
BCA1
XEX-IRL1
A7
B7
13
6
11
BCA2
A6
B6
PCMCIA_XWAITA
14
5
12
XCA_REG
BCA3
A5
B5
15
4
13
CARD_A_XIOWR
BCA4
A4
B4
16
3
14
CARD_A_XIORD
BCA5
A3
B3
17
2
15
CARD_A_XWR
To
BCA6
A2
B2
18
1
16
CARD_A_XRD
SLOT
BCA7
A1
B1
OE
DIR
IC526
HD74LV245AT
D
XCARD_BF_GT
CARD_3V
CARD_5V
DTC114EUA
IC524A
TC7WH08FU
1
7
2
PCMCIA_XRST
+
+
D 3.3
D 3.3
C683
C565
D 3.3
+
IC548B
C566
TC7WH74FU
IC521E
0.1
0.1
D
0.1
D
D
HD74LV32AT
IC524C
TC7WH08FU
D
D
D
C_D[0..15]
+
D 3.3
L514
CARD_POWER
C553
0.1
IC520
HD74LV245AT
R565
R564
D
9
11
100K
100K
A8
B8
8
12
A7
B7
7
13
A6
B6
6
14
A5
B5
5
15
4
5
XPCM-CE1A
CE1A
A4
B4
XBCE2A
4
16
3
6
CE2A
A3
B3
CA25
3
17
2
7
C_A25
A2
B2
2
18
1
8
CA24
C_A24
A1
B1
D 3.3
+
RA523
19
OE
1
22
DIR
D
D
+
D 3.3
L515
C554
0.1
RA509
22
D
9
11
8
9
C_A23
A8
B8
8
12
7
10
C_A22
A7
B7
7
13
6
11
C_A16
A6
B6
6
14
5
12
C_A21
A5
B5
5
15
4
13
C_A20
A4
B4
4
16
3
14
C_A19
A3
B3
3
17
2
15
C_A18
A2
B2
2
18
1
16
C_A17
A1
B1
+
D 3.3
19
OE
1
DIR
IC522
HD74LV245AT
D
+
D 3.3
L517
C556
0.1
RA513
22
D
9
11
8
9
C_A12
A8
B8
8
12
7
10
C_A15
A7
B7
7
13
6
11
C_A14
A6
B6
6
14
5
12
C_A13
A5
B5
5
15
4
13
C_A8
A4
B4
4
16
3
14
C_A9
A3
B3
3
17
2
15
C_A11
A2
B2
2
18
1
16
C_A10
A1
B1
+
D 3.3
19
OE
1
DIR
IC525
HD74LV245AT
D
+
D 3.3
L519
C558
0.1
RA518
22
D
9
11
8
9
C_A0
A8
B8
8
12
7
10
C_A1
A7
B7
7
13
6
11
C_A2
A6
B6
6
14
5
12
C_A3
A5
B5
5
15
4
13
C_A4
A4
B4
4
16
3
14
C_A5
A3
B3
3
17
2
15
C_A6
A2
B2
2
18
1
16
C_A7
A1
B1
+
D 3.3
19
OE
1
DIR
IC527
HD74LV245AT
D
To
SH4
R558
22
PORT9
IC521B
IC521C
4
9
6
XCARD_DETECT_A
8
5
D 3.3
+
10
HD74LV32AT
HD74LV32AT
R559
10K
PORT10
+
+
+ 5
D 3.3
D 3.3
D
N2012ZPS121T50
R665
IC549
L520
100K
8
6
VCC5
VCC
5
7
VCC3
VCC
3
CTL1
2
CTL0
4
FAULT
1
GND
AAT4650IHS-T1
C688
C689
1
1
CARD_POWER
R670
100K
D
CARD_A_RESET
Q509
1
D
C_A[25..0]
PC CARD SLOT
CN506
C_A25
56
A25
55
C_A24
A24
C_A23
54
A23
C_A22
53
A22
50
C_A21
A21
C_A20
49
A20
C_A19
48
A19
C_A18
47
A18
C_A17
46
A17
19
C_A16
A16
C_A15
20
A15
C_A14
14
A14
13
C_A13
A13
C_A12
21
A12
C_A11
10
A11
8
C_A10
A10
C_A9
11
A9
12
C_A8
A8
C_A7
22
A7
C_A6
23
A6
24
C_A5
A5
C_A4
25
A4
C_A3
26
A3
27
C_A2
A2
C_A1
28
A1
29
C_A0
A0
C_D15
41
D15
40
C_D14
D14
C_D13
39
D13
C_D12
38
D12
37
C_D11
D11
C_D10
66
D10
65
C_D9
D9
C_D8
64
D8
C_D7
6
D7
5
C_D6
D6
C_D5
4
D5
C_D4
3
D4
2
C_D3
D3
C_D2
32
D2
31
C_D1
D1
C_D0
30
D0
22
16
RDY
R550
RDY/BSY
XCA_IOIS16
R548
22
33
WP
62
BVD2
63
BVD1
CARD_A_XIORD
44
IORD
45
CARD_A_XIOWR
IOWR
CARD_A_RESET
R552
22
58
RESET
CARD_A_WAIT
R553
22
59
+
+
WAIT
D 3.3
D 3.3
60
INPACK
CE2A
42
CE2
CE1A
7
CE1
61
XCA_REG
REG
R556
R557
R663
R664
CARD_A_XRD
9
OE
100K
100K
100K
100K
15
CARD_A_XWR
WE/PGM
R560
220
A_CD2
67
CD2
220
36
R561
A_CD1
CD1
R666
22
A_VS1
43
PORT8
RFSH
22
57
R667
A_VS2
PORT12
RFU
18
VPP
C560
C561
52
VPP
17
VCC
22P
22P
51
VCC
D
1
GND
34
GND
35
GND
68
GND
JC21EJ2-BRN20
D
CARD_POWER
R669
C564
100K
C562
100/16
0.1
D
C563
D
0.1
V-SYNTH
TER501
M1698
1
4
2
3
D
D
48

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents