Sony MCE-K700 Service Manual page 49

Pin No. Pin Name
35 TD9
36 TD8
37 XTEST1
38 XTEST2
39 XTEST3
40 V
SS
41 TRST
42 V
DD
43 TDI
44 TMS
45 TCK
46 TDO
47 V
SS
48 SI
49 SCK
50 XCS
51 XVRST
52 F1
53 V
DD
54 XTEST4
55
XRST
56 SYSCLK
I/O
Test data bus.
I/O
Set to open.
In the test mode, used for internal circuit test data bus.
I/O
The test mode is allowed to use only for device vendors.
I Test mode control input pin. Pulled-up.
I When these pins are "H", CXD1913Q is not in the test mode.
The test mode is allowed to use only for device vendors.
I
Digital ground
–
Test mode reset input pin.
I
During power on/reset, set to "L" for more than 40 clocks (SYSCLK).
– Digital power supply.
I
Test mode control input pin. Pulled-up.
I
I Test mode control input pin. Fix at "H".
O Test data bus pin. Set to open.
Digital ground
–
The functions of this pin are selected by Pin 64 XIICEN.
When the XIICEN pin is "H", sets into the SONY SIO mode, and becomes the SI serial
data input pin.
I
When the XIICEN pin is "L", sets into the I
output pin.
The functions of this pin are selected by Pin 64 XIICEN.
When the XIICEN pin is "H", sets into the SONY SIO mode, and becomes the SCK serial
I
clock input pin.
When the XIICEN pin is "L", sets into the I
The functions of this pin are selected by Pin 64 XIICEN. Pulled-up.
When the XIICEN pin is "H", sets into the SONY SIO mode, and becomes the XCK chip
select input pin.
I
When the XIICEN pin is "L", sets into the I
address selection input signal which selects the I
Active "L" vertical sync reset input pin. Pulled-up.
Used for synchronizing external vertical sync and internal vertical sync.
I
When XVRST is "L", the internal digital sync generator is reset according to the F1 state.
Field ID input pin.
When externally synchronizing with the XVRST signal, the field to be reset is determined
I by this signal.
"H" indicates the first field.
"L" indicates the second field.
– Digital power supply
Test mode control input pin. Pulled-up.
When these pins are "H", CXD1913Q is not s test mode.
I
The test mode is allowed to use only for device vendors.
System reset input pin when active "L".
I
During power on/reset, set to "L" for more than 40 clocks (SYSCLK).
System clock input pin.
I
To generate the correct sub carrier frequency, precisely 27MHz is required.
— 71 —
Function
2
C-BUS mode, and becomes the SDA input/
2 C-BUS mode, and becomes the SCL input pin.
2
C-BUS mode, and becomes the SA slave
2
C-BUS slave address.