D-Vhs Block Diagram - JVC HM-DH30000U Service Manual

D-vhs digital recorder
Hide thumbs Also See for HM-DH30000U:
Table of Contents

Advertisement

4.39

D-VHS BLOCK DIAGRAM

DIGITAL (HOST, DMAIN, D-VHS IF, DVX, VIDEO IF, HD DEC, LAPRAS, DSP, AUDIO AD/DA, DECRIPTER)
5
0
IC1804
1
5
LAPRAS_27M
TO MAIN
IC1801
(MAIN-TERMINAL)
CN7107
CN9801
IC1803
1
3
23
AOUTR
R
D/A_OUT(R)
2
SDTI
AMP
7
5
22
D/A
L
D/A_OUT(L)
4
AOUTL
3
1
2
AINR+
R
A/D_IN(R)
6
SDTO
AMP
5
7
4
A/D
L
A/D_IN(L)
8
AINL+
IC1802
C_IN
10
AUDIO AD/DA
Y_IN
12
Q825,Q826
LPF
4
BUFFER
Q821-Q824,Q840
LPF
BUFFER
IC1002,IC1003
DQ0-31
DQM0-3
A0-12
3
64M SDRAM
TO TERMINAL
Q801-Q803,Q831
CN7104
CN8803
LPF
Y
G_OUT
1
BUFFER
Q813-Q815,Q834
C
C_OUT
3
LPF
Cr
Cr_OUT
BUFFER
5
Q805-Q807,Q832
Cb_OUT
7
LPF
BUFFER
Y_OUT
9
Q809-Q811,Q833
LPF
BUFFER
2
LPF
BUFFER
Q817-Q819,Q835
8037_ON(H)
ES
Q1021-Q1025
TO
CN8201
IEEE1394
1
J202
DV I/O
A
B
IC1401
LAPRAS
62
8
BC_A(1-8)
IEC
HADDR0-7
75
CK27
16
BC_D(0-15)
HDATA0-15
IC1404
23
118
CLK
ACLKIN
1
E4OD0
X1
6,7
119
S0/1
E4OD1
PLLCTL0/1
57,79
116
E4ID0
12
49
DADI
73
E4ID1
3
E4ADR0-2
13
50
ADDO
E4ADR(0-2)
FMADR0-19 E4DAT0-15
9-12
BLKOUT
16
R/G/B OUT
20
FMADR(0-19)
HD
32
SYNIN
E4DAT(0-15)
34
VD
A0-19
DQ0-15
SEPIN
5
OSD_CLK
OSCIN
16M FLASH MEM.
IC1403
DATA BUS
IC1601,IC1701
16
HAD0-15
10
CKI
DSP_27M
DSP
IC1001
3
HA0-2
HD_DEC
VMDQ(0-63)
16
16
HAD0-15
HD0-15
64
MDATA0-63
90
35,133
AOD0
15
223,304
VMDQM(0-7)
AOD1
OSDDATA0-3
8
155
MDQM0-7
AID0
88
37
VMAD(0-12)
AID1
OSDHD
13
20
134
MADR0-12
DEC_9MDVX
SBCLK
OSDVD
11
222
TRICK_9MDVX
TBCLK
OSDCLK
23
ENC_9MDVX
PBCLK
163
X601 IC606,IC607
VINC
38-40
2
4
50
252
CLK25MHz
136,137
VINY
45-47,116-118
225,226
307
8
180,181
VOUTDATA0-7
VID2-9
39-41,111-114
8
176
Q1001
32,33
61
VOD0-7
COMPY
BUFFER
129-131
43
VCLK
219-221
12
STDATA0-7
PTSCLK
Q1005
159
SECDATA0-7
135
BUFFER
VOUTC
21,92,94
VOUTCK
95,158-161
85-87
Q1003
MD(0-63)
239
179,180
COMPCR
BUFFER
264,266
342
8
TSDATA0-7
Q1002
58
COMPCB
BUFFER
8
IC1201
Q1004
247
BUFFER
VOUTY
HDATA0-15
OTSDT0-7
HADDR0-12
91
VIDEO_27M
CK27I
DECRIPTER
182
DEC_9MHD
TSCLK
ITSDT0-7
DEC_9MDEC
TCLK
IC202
DQ0-15
A0-11
16M SDRAM
C
D
IC1
IC4
26
1
SI
NAVI_TXD
TXD
2
78
SCK
NAVI_CLK
4
25
KBUS_REQ
CS
NAVI_CS
8
SO
JLIP(L)
IC5
14
CS
6
RXD
SCK
8
SI
7
159
SO
NAVI_RXD
IC802
KBUS_RXD
OSD
16
27
SCLK
VIDEO_OSD_CLK
HS1_FF
15
80
SIN
VIDEO_OSD_TXD
14
160
HS2_FF
CS
OSD_CS
D0-7
A0-17
8
18
ADD. BUS
16
HOST
D0-15
D0-7
A0-17
BC_A(1-14)
14
A17-30
2M FLASH MEM.
REF5HZ
IC803
19
KBUS_CLK
8037_ON(H)
8037_ON(H)
IC601
89
PB_PLL_A
PB_PLL_A
138
DVX
RESET
TSCLK_MUTE
TSINCLK_MUTE
9,10
84-87
KBUS_TXD
152,153
TRICKDATA(0-7)
TERDATA0-7
KBUS_OUT(L)
8
CLK27SEL
IC201
IC213
33
4
DIV2SEL
185
XTAL
26
TPIN0-7
HSPB
247
16
HSPA
108
HOSTDATA0-15
RECAREAA
BC_A(1-14)
249
SERVOREF30
14
30
SBEA
HOSTADRS0-13
Q405-Q409
111
SBEB
24,25
IC405
Q413-Q417
97-99
182
RECDATAA
D-FF
163-165
BSD0-7/HD21-28
TSIN0-7
109
8
RECDATAB
MD0-63
MA0-11
64
12
MA(0-11)
136
TSOUTCLK
TSOUTCLK
DQ0-15
A0-11
DMAIN
Q418-Q426
16M SDRAM
19
LPF
AINA
IC602-IC605
BUFFER
23
8
AINB
TSOUT0-7
16
IC207
X201
13
25
114
XTAL19I
CLK27O
BC_A(1-13)
107
XTAL19O
X203
IC208,IC209
117
XI
189
IC203
XO
IC210
3
2
4
32
186
XTAL27I
OSC
DIVCLKO
X202
IC205
(13.5MHz)
2
4
184
VCXO27I
270
TSINCLK
DMD(0-15)
16
SDRAMDATA00-15
DMA(0-11)
12
SDRAMADRS00-10,12
IC403
TPA1/2,TPB1/2
4
NTPA1/2,NTPB1/2
TPBIAS1/2
E
4-77
4-78
AL5V
IC8
9
8
157
10
4
6
40
5
1
3
23
2
IC9
5
120
6
4
10
8
9
13
11
12
2
121
3
1
IC6
AL3.3V
133
AL5V
12
11
168
13
9
8
10
5
6
4
IC7
AL5V
12
11
13
9
8
91
10
4
6
76
5
IC2
Q1
163
1
RESET
ES
IC10
158
2
4
24
1
18
2
4
3
D-PRE/REC
REC_LEVEL1
Q601,Q604
CN401
CN601
Q607,Q610
IC601
Q614
19
AMP
3
3
BUF
3
21
VCA
Q603,Q606
AMP
1
1
Q609,Q612
13
23
AMP
AMP
HEAD
11
SEL
AMP
24
IC606
Q602,Q605
Q615-Q633
Q608,Q611
AMP
REC EQ
CN402
CN603
IC602
Q644
19
3
3
BUF
21
VCA
Q635,Q637
1
1
Q639,Q641
11
23
AMP
AMP
HEAD
13
SEL
VIDEO_27M
IC607
AMP
LAPRAS_27M
17
Q645-Q655
Q636,Q638
DSP_27M
AMP
Q640,Q642
REC EQ
DEC_9MDVX
TP111
DEC_9MDEC
VIDEO/STD/HS1_FF
TSOUTCLK
DEC_9MHD
ENC_9MDVX
TRICK_9MDVX
TRICK_9MDVX
TP112
A/HS2_FF
Q657-Q660
DIVCLK
AMP
TP616
2
IC605
PB_DATA2
PB_PLL_B
1
5
7
TSCLK_MUTE
Q661-Q664
AMP
3
1
AMP
TP606
PB_DATA1
F
G
E. & O. E. No. 82894
TO MAIN
(SYSCON)
CN3009
CN8002
3
JLIP(L)
4
TXD
5
RXD
6
REC_AREA
8
HS2_FF
9
DFF/HS1_FF
10 SVREF30
11
REF5HZ
12 HOST_RESET
13
KBUS_REQ
14 KBUS_CLK
16
KBUS_RXD/TXD
For JIG
CN8003
1
SBE.A
3
SBE.B
4
HS1_FF
5
HS2_FF
U.
TP601
D-VHS
DRUM
HEAD
CN606
1
13
13
D CH1
2
14
14
3
15
15
D CH2
4
16
16
5
17
17
HS2 CH1
6
18
18
7
19
19
HS2 CH2
8
20
20
9
21
21
HS1 CH2
10
22
22
TO MAIN
TP602
( SYSCON )
REC_LEVEL2
CN3011
CN605
14
HS_RECST(H)
13
A/HS2_FF
12
HS2_ENV.
7
D/HS1_ENV.
6
V/STD/HS1_FF
5
CH1_RECST(H)
4
CH2_RECST(H)
H
( Sanwa ) -V13DS4

Advertisement

Table of Contents
loading

Table of Contents