Digital(Host) Schematic Diagram - JVC HM-DH30000U Service Manual

D-vhs digital recorder
Hide thumbs Also See for HM-DH30000U:
Table of Contents

Advertisement

4.14
DIGITAL (HOST) SCHEMATIC DIAGRAM
R68
OPEN
5
C23
0.1
R67
OPEN
R65
R66
0Ω
0Ω
4
R1
0Ω
R2
0Ω
3
C1
0.1
RA1401
10K
RA1402
10K
RA1403
10K
RA1404
10K
C2
0.1
R4
10k
2
R5
10k
R6
10k
CN8001
OPEN
FP
MODE
RESET
VCCP
FVCC
DBI
TRST
TMS
TDO
TDI
VSS
TCK
1
: Used
# MARKS
: Not used
R50
HM-DH30000U
HM-DH25000
A
B
C24
C25
0.1
0.1
R69
R70
0Ω
0Ω
0.1
C19
C18
C17
0.1
0.1
R61
10K
LPS
CPS
VCCB0
VSSB0
A10
A11
A12
A13
A14
A15
VSSB1
VCCB1
A16
A17
A18
A19
A20
A21
A22
A23
VSSB1
A24
A25
A26
IC1
A27
#
A28
A29
A30
VCCB1
D15[LSB]
D14
D13
D12
D11
D10
D9
D8
VSSB1
D7
D6
D5
D4
D3
D2
D1
D0[MSB]
VCCB1
R3
WAIT
0Ω
RS
WS0
PELN0984-150Y
K1
S-80919ANMP
NC
R25
OPEN
CD
R26
0Ω
R23
R24
X1
C10
10k
330
NAX0422
0.0047
27M
C3
C4
C5
C7
C8
C9
C6
0.1
10p
10p
0.1
0.1
0.1
0.1
R56
R60
R111
R113
R115
R116
R117
C47
IC1
1
M32120FC-109WG
0.01
M32120FC-125WG
C
The Parts Number , value and rated voltage etc. in the Schematic Diagram are for references only.
Note :
When replacing the parts , refer to the Parts List.
C26
0.1
R118
4.7k
C16
0.1
ZP
R54
1k
R53
0Ω
PWRDWN
1394[H]
C15
R52
0Ω
0.1
1394CNA
VCCP
CLK27SEL
VSSP
ZP
DEC[H]
R51
1k
D_REC[L]
R110
C46
#
R50
10k
0.1
P_MUTE[L]
R49
1k
1080[H]
P107/MFT03A/MFT02B
P106/MFT02A/MFT01B
IC5
P105/MFT01A/MFT00B
#
R113
0Ω
DVHS_PB[L]
(AT45DB011-XC-X)
R48
OPEN
PB_PLL_B
R47
OPEN
PB_PLL_A
TEST[H]
R46
0Ω
RXD
EVENT1
C14
EVENT0
0.1
VCCP
VSSP
RA1
10K
TEST7
TEST6
TEST5
TEST4
R45
10K
TEST3
C20
#
R115
0Ω
OPEN
8037_ON[H]
POFF
TP1
OPEN
CLKLOCK[H]
VSSP
P137/TMT3
P136/TMT2
R114
OPEN
MENU[H]
P134/TMTO
P133/INT11
R42
0Ω
C_LINKON
0Ω
R41
TPREF5HZ
R40
0Ω
C13
HOST_IRQ
0.1
VCCP
R39
0Ω
LAPRUS_INT
1394_INT
R38
0Ω
REF5HZ
R37
0Ω
REF60HZ
R36
0Ω
HS2_FF
R35
0Ω
HS1_FF
R34
0Ω
KBUS_REQ
R33
0Ω
RXD_IRPT
PLLCAP
VSSP
C12
100p
R43
OPEN
#
#
R111
R112
R116
10k
0Ω
10k
#
#
R117
C47
10k
R62
10k
IC2
VSS
VDD
Q1
Q2
DTC144EUA-X
DTC144EUA-X
OUT
R63
4.7k
C11
OPEN
D
E
4-29
4-30
R71
220
R72
220
IC10
R73
220
SN74AHCT1G125-X
R74
0Ω
R75
220
R76
0Ω
R77
470
R78
470
R79
220
R80
220
R81
0Ω
R82
220
C27
R83
220
0.1
R84
220
R99
470
R100
470
R101
470
R102
470
K2
PELN0984-150Y
C22
OPEN
IC4
IC11
OPEN
AT45DB011-SC-X
(AT25080N-10SC-X)
K3
OPEN
C48
OPEN
T
IC3
OPEN
(MBV800TA10PT)
(MBV800TA90PT)
R121
R120
OPEN
OPEN
R64
OPEN
C49
OPEN
R103
0Ω
R104
0Ω
R105
0Ω
IC12
OPEN
R108
R107
R106
OPEN
OPEN
OPEN
5 0
DIGITAL (HOST)
F
TO
MAIN(SYSCON)
CN3009
CN8002
NC
R85
0Ω
P_MUTE[L]/DVHS_PB[L]
R86
0Ω
JLIP[L]
R87
0Ω
TXD
R88
220
RXD
R89
0Ω
REC_AREA
R90
220
AT_ON
R91
220
HS2_FF
R92
220
DFF/HS1_FF
R93
0Ω
SVREF30
R94
0Ω
REF5HZ
R95
220
HOST_RESET
R96
0Ω
KBUS_REQ
R97
0Ω
KBUS_CLK
GND
R98
0Ω
KBUS_RXD/TXD
FOR
JIG
CN8003
SBE.A
GND
SBE.B
HS1_FF
HS2_FF
TO VIDEO_IF
GND
AL5V
AL3.3V
AL2.5V
TO
DMAIN
RECAREA
SBE0
SBE1
TO
VIDEO_IF
VIDEO_OSD_CLK
VIDEO_OSD_TXD
VIDEO_OSD_RXD
VIDEO_CS
VIDEO_RESET
OSD_CS
1080_H
P_MUTE_L/DVHSPB_L
MENU_H
TO
DMAIN
HSPB
HSPA
SERVOREF30
TPREF5HZ
AT_ON
TO D-VHS IF
CPS
LPS
DVHS_CS
C_LINKON
HOST_IRQ
BC_WAIT
BC_WS
BC_RS
BC_BCLK
BC_A[1-14]
BC_D[0-15]
TO
DECRIPTER
BC_WS
BC_WS1
BC_RS
PREC_CS
BC_D[0-15]
BC_A[1-13]
MAIN_RESET
TO
DMAIN
REF5
MAIN_RESET
TO D-VHS IF
D_REC_L
1394_CNA
PHY_RESET
CLK27SEL
PWRDN
REF60
PB_PLL_A
TO D-VHS IF
PB_PLL_B
TO
LAPRAS
LAPRAS_CS
LAPRAS_RESET
LAPRAS_INT
BC_A[1-8]
BC_D[0-15]
BC_WAIT
BC_WS
BC_RS
TO LAPRAS, DECRIPTER
BC_BCLK
TO HD_DEC
HD_RESET
HDPLL_RESET
8037_ON_H
Y[7]
TEST[H]
TO DMAIN
TSINCLK_MUTE
TP2
OPEN
TP3
OPEN
TP4
OPEN
TP5
OPEN
p10410001a_rev0
G
H

Advertisement

Table of Contents
loading

Table of Contents