Advertisement
TH-A75
4.15 K4S643232E-TC60 (IC505) : 512K x 32 bit x 4 banks synchronous DRAM
• Pin layout
43
• Block diagram
1-32 (No.22009)
1
86
44
Bank Select
CLK
ADD
LCKE
LCAS
LRAS LCBR LWE
CLK
CKE
Data Input Register
512K x 32
512K x 32
512K x 32
512K x 32
Column Decoder
Latency & Burst Length
Programming Register
LWCBR
Timing Register
CS
RAS
CAS
WE
DQM
LWE
LDQM
DQi
LDQM
Advertisement
