Ic Block Diagram - Sony CFD-V5 Service Manual

r Waveforms –MAIN SECTION (2/2) –
1
1.5–2.0Vp-p
IC701 rj
VOLT/DIV : 0.5 V AC
RF
TIME/DIV : 0.5 µsec
2
16.9MHz
IC702 y;
VOLT/DIV : 0.5 V AC
XOUT
TIME/DIV : 20 nsec
Note on Schematic Diagram: MAIN SECTION (2/2)
• All capacitors are in µF unless otherwise noted. pF: µµF
50 WV or less are not indicated except for electrolytics
and tantalums.
• All resistors are in Ω and
1 /
4
specified.
Note: The components identified by mark 0 or dotted
line with mark 0 are critical for safety.
Replace only with part number specified.
• : B+ Line.
• Power voltage is dc 9V and fed with regulated dc power
supply from battery terminal.
• Voltages and waveforms are dc with respect to ground
under no-signa conditions.
no mark :CD PLAY
• Voltages are taken with a VOM (Input impedance 10 MΩ).
Voltage variations may be noted due to normal produc-
tion tolerances.
• Waveforms are taken with a oscilloscope.
Voltage variations may be noted due to normal produc-
tion tolerances.
• Circled numbers refer to waveforms.
• Signal path.
J
: CD

IC BLOCK DIAGRAM

z
IC703 BA6898FP
28 27 26 25 24
D D
LEVEL SHIFT
T. S. D.
REGULATOR, BIAS,
LEVEL SHIFT
D D
1 2 3 4 5
1.7Vp-p
W or less unless otherwise
23 22 21
VCC VCC
DRIVER
MUTE
T. S. D. MONITOR
6 7 8
20 19 18 17 16 15
D D
LEVEL SHIFT
LEVEL SHIFT
D D
9 10 11 12 13 14
– 7 –