Sony HDW-750 Maintenance Manual page 226

Hd-sd down converter board hkdw-702 picture cache board hkdw-703
Hide thumbs Also See for HDW-750:
Table of Contents

Advertisement

HDW-750 (J) :
S/N 70001 and Higher
HDW-750 (UCJ) : S/N 10001 and Higher
AT_DATA
001,006,007
AT_DATA
1
+3V
C101
0.1uF
TC74LCX245FT(EL)
20
D0
2
VCC
18
A1
B1
3
17
D1
A2
B2
4
16
D2
A3
B3
D3
5
15
A4
B4
6
14
D4
B5
A5
D5
7
13
A6
B6
8
12
D6
A7
B7
9
11
D7
A8
B8
19
G
1
DIR
GND
10
2
001
CS2-0
R101
0
NM
001,005,006,007
AT_ADDRESS
007
NV_CS_5V
R102
0
3
001,005,006,007
XRD
001,005,006,007
XWR
4
5
A
B
IC55
D0
D1
D2
D3
D4
D5
D6
D7
DIRECTION
001
OUTPUT_ENABLE
001
+5V
C104
C105
33uF
33uF
16V
16V
R103
R104
R105
C103
47k
3.3
0.1uF
10k
AT_ADDRESS
IC51
C102
0.1uF
STK14C88-N45I
32
1
A14
2
VCCX
VCAP
21
D7
A14
DQ7
A13
29
20
D6
A13
DQ6
A12
3
19
D5
A12
DQ5
A11
26
18
D4
A11
DQ4
23
17
A10
D3
A10
DQ3
A9
27
15
D2
A9
DQ2
A8
28
14
D1
A8
DQ1
A7
4
13
D0
A7
DQ0
A6
5
A6
6
A5
A5
A4
7
A4
A3
8
A3
A2
10
A2
A1
11
A1
12
A0
A0
22
E
25
G
30
W
31
HSB
VSS
16
007
EXP_CS1_5V
R106
33k
001,007
XDIS
C
DCP-28 (2/11)
DCP-28 (2/11)
+5V
C107
0.1uF
C108
33uF
16V
RB50
RB52
100
100
D7
7
8
37
61
PA7
D7
7
D7
PA7
36
60
D6
5
6
PA6
D6
5
D6
PA6
3
35
59
3
D5
4
PA5
D5
D5
PA5
D4
1
2
34
58
PA4
D4
1
D4
PA4
33
57
D3
7
8
PA3
D3
7
D3
PA3
D2
5
6
30
54
PA2
D2
5
D2
PA2
29
53
D1
3
4
PA1
D1
3
D1
PA1
28
52
D0
D0
1
2
PA0
1
D0
PA0
+5V
RB51
RB53
100
38
7
100
PB7
XCLR
PB7
6
PB6
PB6
5
PB5
PB5
4
PB4
RB72
RB73
PB4
100k
100k
3
PB3
PB3
2
PB2
PB2
1
PB1
PB1
62
PB0
PB0
16
PC7
PC7
15
PC6
PC6
14
PC5
PC5
13
PC4
IRIS_H_CLOSE
002
12
PC3
PC3
11
PC2
FLARE_H_EN
002
10
PC1
PC1
9
PC0
PC0
27
PD7
TEST_L_EN
002
26
PD6
PD6
25
PD5
PD5
22
PD4
PD4
21
PD3
PD3
46
20
A2
PD2
A2
PD2
A1
45
19
PD1
A1
PD1
44
18
A0
PD0
A0
PD0
41
51
PE3
XWR
PE3
42
50
PE2
XRD
PE2
43
48
PE1
XCS
PE1
39
47
PE0
XDIS
PE0
IC52
CXD1095BR
+5V
+5V
R107
R108
47k
47k
007
EXP_CS2_5V
+5V
C106
10pF
4-12
4-12
D
E
PA7
1
PA6
3
PA5
5
+5V
RB63
PA4
7
47k
PA3
1
+5V
PA2
3
C110
0.1uF
PA7
1
2
PA1
5
RB64
PA6
3
4
PA0
7
C111
47k
33uF
PA5
5
6
PB7
1
16V
RB54
PA4
7
8
PB6
3
100k
PA3
1
2
PB5
5
RB65
PA2
3
4
PB4
7
47k
8
37
61
PA7
D7
PA7
PA1
5
6
36
60
6
PA6
RB55
D6
PA6
PA0
7
8
100k
4
35
59
PA5
D5
PA5
PB7
1
2
2
34
58
PA4
D4
PA4
PB6
3
4
PB3
1
33
57
8
PA3
D3
PA3
PB5
5
6
PB2
3
6
30
54
PA2
RB56
D2
PA2
PB4
7
8
PB1
5
29
53
47k
4
PA1
RB66
D1
PA1
PB3
1
2
PB0
7
100k
28
52
2
PA0
D0
PA0
+5V
PB2
3
4
PB1
5
6
38
7
PB7
RB57
XCLR
PB7
PB0
7
8
47k
6
PB6
PB6
PC7
1
2
PC7
1
5
PB5
PB5
PC6
3
4
PC6
3
4
PB4
PB4
PC5
5
6
PC5
5
3
PB3
RB58
RB67
PB3
47k
7
8
PC4
7
2
47k
PB2
PB2
PC3
1
2
PC3
1
1
PB1
PB1
3
4
PC2
3
62
PB0
PB0
PC1
5
6
PC1
5
RB59
RB68
47k
PC0
7
8
PC0
7
100k
16
PC7
PC7
1
2
PD7
1
15
PC6
PC6
PD6
3
4
PD6
3
14
PC5
PC5
PD5
5
6
PD5
5
13
PC4
RB60
RB69
PC4
PD4
7
8
PD4
7
100k
100k
12
PC3
PC3
PD3
1
2
PD3
1
11
PC2
PC2
PD2
3
4
PD2
3
10
PC1
PC1
PD1
5
6
PD1
5
9
PC0
RB61
PC0
RB70
100k
PD0
7
8
PD0
7
100k
PE3
1
2
PE3
1
27
PD7
PD7
PE2
3
4
PE2
3
26
PD6
PD6
PE1
5
6
PE1
5
25
PD5
RB62
RB71
PD5
100k
PE0
7
8
PE0
7
22k
22
PD4
PD4
21
PD3
PD3
46
20
A2
PD2
A2
PD2
A1
45
19
PD1
A1
PD1
44
18
A0
PD0
A0
PD0
41
51
PE3
XWR
PE3
42
50
PE2
XRD
PE2
43
48
PE1
XCS
PE1
39
47
PE0
XDIS
PE0
IC53
CXD1095BR
FLARE_H_EN
002
IRIS_H_CLOSE
002
TEST_L_EN
002
C109
10pF
F
+5V
2
4
6
8
2
4
PA7
6
YPrb_H_SAVE
010
PA6
CCU_RET_H_SAVE
010
8
PA5
2
RET_SEL_H_CCU
010
PA4
VF_SEL_H_CAM
010
4
PA3
6
VF_SEL_H_HD
010
PA2
8
TEST_SEL_H_HD
010
PA1
HD_ZDET_H_SAVE
010
PA0
SD_ZDET_H_SAVE
010
2
R109
PB7
1k
NM
4
TEST_H_SAVE
010
R110
PB6
NM
1k
VF_Prb_H_SAVE
010
6
R111
PB5
1k
8
VF_43_L_EN
010
R112 NM
PB4
1k
ZEBRA_70_L_EN
010
PB3
ZEBRA_100_L_EN
010
PB2
PEAK_ZEB_L_EN
010
PB1
DTL_DA_H_SAVE
008,009,010
2
PB0
4
Prb_DA_H_SAVE
008,009
6
8
PC7
2
Y_DA_H_SAVE
008,009
PC6
VF_CHR_H_EN
010
4
PC5
6
TEST_CHR_H_EN
010
8
PC3
WB_WHITE_H_EN
003
2
4
PC1
GAIN_SEL_1
003
6
PC0
8
GAIN_SEL_2
003
2
4
6
PD6
KNEE_H_EN
003
8
PD5
2
RSYNC_H_SAVE
008
PD4
DCP_LIGHT_H_OFF
001
4
PD3
SYNC_H_SAVE
008
6
PD2
8
DCP_LIGHT_CONT
001
PD1
DCP_BACK_TALLY
001
PD0
H_FM_EN
005
PE3
DCON_DET
006
PE2
L_FPGA_BUSY
006
PE1
AF_L_DET
005
PE0
FM_L_DET
005
HDW-750 V2
G
H

Advertisement

Table of Contents
loading

Table of Contents