Table of Contents
Advertisement
wait_for_idle
Memory Controller Unit Commands
set_inst_fmt
set_inp_fmt
set_out_fmt
set_cond_out_fmt
set_constf_fmt
set_consti_fmt
set_constb_fmt
inv_inst_cache
inv_constf_cache
inv_consti_cache
inv_constb_cache
inv_cond_out_cache
inv_inp_cache
flush_out_cache
flush_cond_out_cache
set_out_mask
set_cond_out_mask
© 2006 Advanced Micro Devices, Inc.
Opcode
Pipelined
x'C0000900
'yes
x'C0010A00
'no
x'C0030B00
'no
x'C0030C00
'no
x'C0020D00
'no
x'C0010E00
'no
x'C0010F00
'no
x'C0011000
'no
x'C0001100
'yes
x'C0001200
'yes
x'C0001300
'yes
x'C0001400
'yes
x'C0001500
'yes
x'C0001600
'yes
x'C0001700
'yes
x'C0001800
'yes
x'C0001900
'yes
x'C0001A00
'yes
Parameters
Description
0: Reserved
Block reading of the command
buffer until all processing in the
GPU has completed. Immediately
after processing has completed,
continue to consume the command
buffer.
0: Base Address
Set the base address offset, pitch,
tiling, and data format for the
1: Format
program instructions.
0: Input Index
Set the base address offset, pitch,
tiling, and data format for the given
1: Base Address
input.
2: Format
3: Height
0: Output Index
Set the base address offset, pitch,
tiling, and data format for the given
1: Base Address
output.
2: Format
3: Height
0: Base Address
Set the base address offset, pitch,
tiling, and data format for the
1: Format
conditional output.
2: Height
0: Base Address
Set the base address offset, pitch,
tiling, and data format for the
1: Format
floating point constants.
0: Base Address
Set the base address offset, pitch,
tiling, and data format for the integer
1: Format
constants.
0: Base Address
Set the base address offset, pitch,
tiling, and data format for the
1: Format
boolean constants.
0: Reserved
Invalidate the instruction cache.
0: Reserved
Invalidate the floating point
constant cache.
0: Reserved
Invalidate the integer constant
cache.
0: Reserved
Invalidate the boolean constant
cache.
0: Reserved
Invalidate the conditional output
cache.
0: Reserved
Invalidate the input cache.
0: Reserved
Flush the output cache.
0: Reserved
Flush the conditional output cache.
0: Mask
Set the write mask for the output
channels.
0: Mask
Set the write mask for the
conditional output buffer.
Memory Controller Unit 9
ATI CTM Guide v. 1.01
Advertisement
Table of Contents
