Sony VPL-HS10 Service Manual page 72

Hide thumbs Also See for VPL-HS10:
Table of Contents

Advertisement

C
(LCD DRIVER, 3D GAMMA & TG, SCAN CONVERTER, MAIN CPU)
IC202
AUDIO AMP
CN201
SP+
1
OUT P
IN P
SPEAKER
SP-
2
OUT N
IN N
INV
SHUT DOWN
GRE
Q203
(0)-(7)
AU_MUTE
CPU4
IC201
CN304
AUDIO PROCESSOR
MSAU-L
8
IN 2L
OUT L
MSAU-R
10
IN 2R
OUT R
CPU1
SDA
SCL
VCLK
3
GGE
VPEN
4
(0)-(7)
VVS
5
VHS
6
CONT1
VUV (0)-(7)
13
C
20
VY (0)-(7)
TO
21
TP304-TP307
GBE
MS BOARD
28
MS_EN
(0)-(7)
CN1001
40
MENU_STATUS
41
SIRCS
42
BRD_ST
43
TXD_MS
45
PIC_MUTE_MS
46
GRO
RXP_MS
47
(0)-(7)
MS_RESET
48
KEY (0)
49
CPU2
CN501
GBO (0) - (7) / GBE (0) - (7)
A11
B11
A18
B18
GGO
GGO (0) - (7) / GGE (0) - (7)
A19
B19
(0)-(7)
A26
B26
GRO (0) - (7) / GRE (0) - (7)
A27
B27
B
A34
B36
TO
SYS_CLK
A2
B BOARD
G CLK2
B3
GBO
CN111
GPENSOG
(0)-(7)
A5
GHS1/GVS1
A6 B6
GCLK1
A8
GFBK
B9
CONT2
IC403
BUFF
OUT1 IN1+
INTERLACE_SYS
CPU
CN502
GFBK
G COAST
B3
G CLK1
SCL_PW
A5
GHS1
SDA_PW
A6
VSS
B13
CONT3
GVS1
MS_HS/MS_VS
A9 B9
CONT1
SW (0)/SW (1)
A7 B7
SYS_CLK
SW (2)/SW (3)
A8 B8
PC_DTV/DEC_RESET
A10B10
DEC_EN/ADC_EN
A11 B11
TMDSEN/H_POL
X401
A
A12B12
40MHz
V_POL
A13
TO
HSI
B14
B BOARD
VSI
B15
CN112
DUTY_H/L
B16
SCL_400K/SDA_400K
A18B18
SCL_100L/SDA_100K
A19B19
SCL_USB/SDA_USB
A20B20
USB_REQ
A21
RXD
B22
TXD/MD2
A23B23
CPU_RES/DDC_WC
A24B24
DDC_SW1/DDC_SW0
A25B25
DVI_PIXS/SCL_E
A26B26
SDA_E/RESET_E
A27B27
DDC_POWER
A28
SCL-100_2
B29
SDA_100_2
B30
LAMP_COVER
A32
FILT_COVER
A33
CPU1
C, HA, HB, HC, L, MD, NF, NR
C, HA, HB, HC, L, MD, NF, NR
S401
IC401
IC450
SYSTEM IC
POST-SYSTEM IC
N
W
RLI0
IICO DATA
IICO CLK
GPENSOG
CONT2
IDEN
SCL-400K
FSEL1
CPU4
N. O
SDA-400K
FSEL0
CPU1
F_SEL
DUAL2SIGNAL
RESET
MULTIPLEX_EN
RLI7
IC405
COPY2 DUAL
DUPLICATE_EN
+3.3V
RESET
GLI0
VCC
OUT
SYS_RST
RCP
GHS (2)
OHD
IHSYNC
GVS(2)
OVD
IVSYNC
GCLK(2)
GLI7
OCLK
ICLK
RLO0
RLI0
BLI0
RLO_(0)-(7)
RLO7
RLI7
BLI7
GLI0
GLO0
RRI0
GLO_(0)-(7)
RRI7
GLO7
GLI7
GRI0
BLI0
BLO0
RLO0
BLO_(0)-(7)
GRI7
BLI7
PRI0
BLO7
BRI0
RLO7
RRO0
RRO0
RRO_(0)-(7)
PRI7
GRI0
BRI7
RRO7
GRO0
RRO7
OFLD
GRO_(0)-(7)
GLO0
GRI7
ICLAMP
IHD
GRO7
ADCLK
BRI0
HCSO
BRO0
GLO7
BRO_(0)-(7)
SONG1
GRO0
IVD
VD
DSCLK
BRI7
DSCLKOUT
BRO7
GRO7
XT1
BLO0
XT2
RMCS
BLO7
RMRAS
BRO0
RMCAS
RMWE
RMDOM
OHSYNC
OVSYNC
OCLK
ODEN
BRO7
IC407
SDRAM
SYS_CLK
MA(0)
CONT2
CLK
A(0)-(11)
MA(10)
MBA0
MD0
D0(0)-(15)
UDOM
LDQM
WE
CAS
MD15
RAS
CS
5-2
IC509
FROM
ROMWEN
12_A(1)-(19)
3D GAMMA & TG
WE#
FCEN
CE#
ROMOEN
PW_DRE
OE#
(0)-(7)
CONT4
12_D(0)-(15)
PW_DGE
(0)-(7)
IC501
SCAN CONVERTER
VG/Y/U0
A0
VY(0)-(7)/
VUV(0)-(7)
VG/Y/U7
PW_DBE
(0)-(7)
12_A(0)-(19)
VB/UV/V0
VB/UV/V7
PW_DCLK
CLK
GRE0
PW_DHS
HSYNCI
PW_VSO
RLO0-7
VSYNCI
POS_CON(0)
CNT1A
A19
POS_CON(1)
CNT1B
POS_CON(2)
D0
GRE7
CNT2A
POS_CON(3)
CNT2B
GRO0
RRO0-7
12_D(0)-(15)
GRO7
GGE0
D15
RGBTH
GLO0-7
LCD FRP
GGE7
LCD PRG
GGO0
DRE0
LCD ENG
GRO0-7
LCD HST
LCD VST
LCD VST
LCD PCG
LCD WNX
GGO7
DRE7
GBE0
DGE0
BLO0-7
GBE7
DGE7
GBO0
DBE0
BRO0-7
Q701
INV-BUFF
GBO7
DBE7
CPU4
PW_DCLK
DCLK
PW_VSO
DVS
GCLK3
PW_DHS
PD_DCLK
GCLK
DHS
GVS3
MS_VCLK
GVS
VCLK
GHS3
MS_VPEN
GHS
VPEN
GPENSOG
MS_V
GPENSOG
VVS
CPU4
MS_H
VHS
CONT1
INTER LACE
PORT5
BHENN
BHEN
CONT4
MUTE_SC
ROMOEN
PORT6
ROMOE
CONT3
PWFMBSY
ROMWEN
PORT4
ROMWE
RXD_SC
IC506
RXD
NMI
TXD_SC
NMI
SPREAD SPCT RUM
TXD
BOOTWEN
PORTA2
X501
CLK1
X2
VPPEN
PORTA7
SDA_PW
CLKS
PORTA0
X1/CLK
SCL_PW
PORTA1
16.384MHz
GCOAST
GCOAST
IC505
RESET N
MCK EXT
CONT4
INVERTER
DCK EXT
RESET
5-2
CN401
WSCL
2
WSDA
3
SDA_400K
CN512
CPU1
A5
B1
SCL_400K
12_A(0)-(19)
IC700
S700
A12
B12
12_D(0)-(15)
A25
B25
HSCL
A32
B32
BHENN
B13
HSDA
ROMOEN
D_3.3V
B14
IC704
B15
RESET
ROMWEN
B16
RESET
OUT V
DD
B17
RESETN
B20
IC705
NMI
EEPROM
B21
FCEN
B22
SDA
RSDA
BOOTWE
B23
RSCL
SCL
UPPEN
B24
CONT4
CN700
W SCL
2
W SDA
R (0) - (9) DA_R
3
G (0) - (9) DA_G
B (0) - (9) DA_B
DA_R/DA_G/DA_B
TP710
TP711
IC710
CLRG
SHST
INV-BUFF
CLR
CLRB
AGCSAP
1A
1Y
CLRG
2A
2Y
CLRR
3A
3Y
SHST
LCDSHST
6A
4Y
LCDAUX1
TP701
TP702
IC708
HCK1
HCK1
BUFF
RGT
LCDRGT
A1
Y1
LCDRGH
LCDRGTX
RGTX
A2
Y2
LCDRGTX
LCDHCK1
HCK1R
A3
Y3
LCDHCK
HCK1G
A4
Y4
HCK1B
A5
Y5
LCDHCK2
HCK2R
A6
Y6
LCDHCKX
HCK2G
A7
Y7
HCK2B
A8
Y8
TP703
TP704
TP705
TP706
IC709
FRP
PRG
ENG
HST
BUFF
LCD FRP
FRP
A1
Y1
LCD PRG
PRG
A2
Y2
LCD ENB
ENB
A3
Y3
LCD HST
HST
A4
Y4
LCD VST
VST
PW_OSD_EN
A5
Y5
CPU4
LCD VCK
VCK
A6
Y6
LCD PCG
PCG
A7
Y7
LCD WNX
DWN
A8
Y8
TP707
TP708
TP709
IC701
VST
VCK
PCG
BUFF
MCLK_B
MCLK_R
MCLK_G
LCD1
D_3.3V
IC504
RESET
CN511
RXD
1
OUT Vcc
TXD
3
SYSTEM
3D GAMMA
VPL-HS10

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Vpll-ct10Vpll-cw10Rm-pjhs10

Table of Contents