Fdd Interface Block Diagram - Sony MVC-FD71 Service Manual

Table of Contents

Advertisement

3-3. FDD INTERFACE BLOCK DIAGRAM

FC-66 BOARD
(SEE PAGE 15,18,26,29)
83
Y0
87
.
IC104
38 45
CAY0 7
8
89
Y7
91
92
C0
IC104
29 36
CAC0 7
8
99
C7
IC103 38
MCK
78
IC104 85
TO
CAMERA
BLOCK
(SEE PAGE 3-6)
IC104 57
CA VD
80
VD
IC104 58
CA HD
81
HD
IC104 65
CACVD
82
XVOC
IC403
1
TO
POWER BLOCK
STRBON
53
STRBON
(SEE PAGE 3-17)
41
DR BUS RQ
RST SYS
40
RST SYS
HISO
45
SI
RAS
34
RAS
CASL
36
CASL
CASH
35
CASH
WE
37
WE
OE
39
OE
AD0
9
3 5 .
.
7 12 100
10
IC807
FLASH MEMORY
7
29
8 .
A0
D0
36 .
10
16
18
38
A9
D15
25
45
10
RAS
CASL
CASH
WE
OE
TO
IC702 99
DR BUS RQ
MODE CONTROL
IC702
96
MC CANCEL
BLOCK
(SEE PAGE 3-11)
IC702
44
HISI
IC703
4
IC702 50
MC NMI
IC702 18
DISK IN
05
3-7
$§ REC/PB
$∞ REC/PB
3.2Vp-p
V
H
58
Y0
62 .
8
Y7
64
66
C0
72
4
C3
75
IC503
DRC
IC705
OSD
RSTSYS
4
RSTSYS
SYS H
56
20
HSYNC
SYS V
57
19
VSYNC
17
HI SCK
XSCK
43
16
18
8
MCK
MCK
78
15
1
SCLK
CSIDIC2
XCS
44
3
S IN
BUS RQ
42
2
CS
HI SCK
HI SO
D0
15
IC801
15 20 . 22 25 . 27 29 . 31 33
FDD CONTROL
IC804
CS OSD
16
BUS BUFFER
57
60 .
D0
B0
D0
62
.
D7
D7
B7
. 63
A01,02
65
.
67
IC806
SYSTEM CONTROL
IC501
A01
50
CS
164
DRAM(16M)
.
A02
162
49
RSEL
2
BREQ
62
158 .
21
5 .
155
.
24 .
A0
DQ0
24
152
7
AD0
16
27
10
MCD00
A9
DQ7
30 .
16
148
10
AD15
.
.
32
32
41
MCD15
. 146
144
34
44
.
142
46
18
RAS
A0(HBS)
69
51
A0
49
35
CASL
12
70
TC
PB3
34
CASH
PC3
11
71
INT
17
WE
13
69
DMAAK
PB6
33
OE
PB4
23
45
RESET
57
48
ENRW
CS2
OE
RO
53
46
RD
119
IRQ1
WE
WR
59
47
WR
10
IRQ6
118
IRQ7
30
READY
2
PB9
116
NMI
PC0
24
RST SYS
117
RES
PC2
29
PB1
28
HI SCK
1
SCK0
PB0
26
HI SO
3
RXD0
RAS
IC803
RAS
58
CASL
108
SHOCK SENSOR
XTAL
CASL
61
CASH
X802
CASH
62
3
15MHz
107
EXTAL
1
S1
PS
SE801
PC5
27
2
VR2
107
PB
A0
9
DISK IN
3.2Vp-p
15MHz
21
!¢ REC/PB
@£ REC/PB
!ª REC/PB
#¶-$¢ REC/PB
IC601
3.2Vp-p
3.2Vp-p
0.025µsec
1Vp-p
D/A CONV.
H
0.8Vp-p
H
H
Q601
37
Y0
8
IOR
23
BUFFER
44
Y7
Q602
5
C0
4
IOG
19
BUFFER
2
C3
Q603
IOB
14
BUFFER
31
MCK
HDO
47
34
VCK
45
HD
DVDD1
6
D3.2V
$¶ REC/PB
L601
46
VD
AVDD1
18
AVDD2
22
VREF R
21
3.1Vp-p
H
VREF G
17
IC301 12
VREF B
13
VREF PYRA
RST SYS
48
CGR
RST
27
CS IDIC2
36
CGG
CS
26
HI SCK
32
CGB
SCK
29
HI SO
1
CGBLK
SI
28
IC702 62
SYS V
IC702 9
RST SYS
CS IDIC2
IC702 28
IC702 46
HI SCK
HI SO
IC702 45
D4.9V
CS OSD
IC702 43
VDD1
42
VDD1
43
L801
VDD2
16
PK-43 BOARD
(SEE PAGE 4-42)
XA1
82
X803
16MHz
*£ REC/PB
XA2
83
XB1
86
3.2Vp-p
16MHz
CN602
CN603
SIDE 1 SEL
SIDE
36
56
5
TRACK 00
TRK0
24
50
11
STEP
10
43
18
STEP
DIRECTION
DIR
8
44
17
INDEX
INDEX
76
37
24
READ DATA
RDATA
27
55
6
WRITE DATA
WDATA
11
47
14
WRITE PROTECT
WPRO
26
54
7
IC802
1
WE
13
WRITE GATE
4
2
51
10
EN
100
EM2
4
DISK CHANGE
40
21
FD READY
39
22
MOTOR ON
41
20
DRIVE SELECT
38
23
X2DD
42
19
IC805
D4.9V
DISK IN
48
13
SHOCK
SIG DET.
6
Q801
Q
VCC
5
OUT
4
1
CK
B1
B0
RD
Q
3
8
7
6
3-8
1Vp-p
CN602
PANEL R
17
PANEL G
16
TO
LCD BLOCK
PK-43 BOARD
CN603
PANEL B
(SEE PAGE 3-13)
21
PANEL HD
11
PANEL VD
13
TO
CAMERA
BLOCK
(SEE PAGE 3-6)
TO
MODE CONTROL
BLOCK
(SEE PAGE 3-11)
$™ REC/PB
5Vp-p
4MHz
IC601
FDD INTERFACE
CN602
ERASE
SSI
E01
9
1
75
R/W A
3
T00
RW1B
68
7
R/W B
6
ISTP
RW1A
69
6
R/W B
7
IDIR
RW0B
71
5
R/W A
9
IDXO
RW0A
72
4
ERASE
13
RDO
E00
76
2
5
IWD
OSCO
42
2
WPO
FLOPPY DISK
X601
4MHz
DRIVE UNIT
CN601
OSCI
43
CLOCK
CPO
47
13
4
IWG
FPTS
17
FPTS
51
HOS
HDS
50
16
MC
12
MC
48
INDEX
INDEX
47
11
PA
6
PA0
26
11
DCO
PNA
PA1
28
7
10
RDYO
PB
5
PB0
35
8
M ON
PNB
PB1
33
8
12
DSEL
STBY
STBY
22
3
18
DIIV
TOS1
TOSI
21
1
DISK
18
DISK IN
52
MVC-FD71
3-9

Advertisement

Table of Contents
loading

Table of Contents