D-Board Block Diagram (50Inch) - Panasonic TH-37PX50U Service Manual

Digital high definition plasma television
Hide thumbs Also See for TH-37PX50U:
Table of Contents

Advertisement

13.49. D-Board Block Diagram (50inch)

D
DIGITAL SIGNAL PROCESSOR
FORMAT CONVERTER,
PlASMA AI
SUB-FIELD PROCESSOR
TO DG5
D5
E+LVDS0
1
E-LVDS0
2
E+LVDS1
4
E-LVDS1
5
E+LVDS2
6
E-LVDS2
7
E+LVDS3
9
E-LVDS3
10
E+LVDS4
11
E-LVDS4
12
E+LVDSCLK
14
E-LVDSCLK
15
LVDS_DET
16
0+LVDSCLK
17
0-LVDSCLK
18
NCS
DATA0
STB 5V
CONF_DONE
TO DG3
D3
NCONFIG
STB 5V 12
ASDI0
DRVMUTE
NCE
DISPEN
6
READY
DCLK
READY
7
ALARM
ALARM
8
IIC_CLK1 19
P3V_SCL1
IIC_DATA1
20
P3V_SDA1
Q9000
PANEL_STB_ON
11
FAN_CONT
FAN_CONT(FAN_MAX)
1
FAN_SOS
FAN_SOS
3
ECO_ON
ECO_ON
4
F_STBY_ON
TUNER_SUB_ON
14
STB5V_M
FOR
Q9004
Q9001
FACTORY
D4
USE
TXD_PC
10
TXD
RXD_PC
RXD
11
IIC_INT
IIC/INT
12
SDA2
SDA2
7
SCL2
SCL2
6
SDA1
SDA1
5
SCL1
SCL1
4
IIC_CONT
IIC_CONT
2
P12V
TO P25
D25
+12V
1
P5V
+12V
2
STB5V_M
+5V
7
+5V
9
STBY5V
10
FAN_CONT
FAN_CONT
3
FAN_SOS
FAN_SOS
14
F_STBY_ON
F_STBY_ON
13
ECO_ON
ECO_ON
15
PANEL_MAIN_ON
PANEL_MAIN_ON
17
PS_SOS
PS_SOS
16
FOR
FACTORY
D6
USE
DCLK
1
CONF_DONE
DCLK
CONF_DONE
3
NCONFIG
nCONFIG
5
NCE
DATA0
nCE
6
2
DATA
DCLK
6
DATA0
7
nCS
8
1
NCS
ADSI
5
ASDIO
9
NCS
PSTB
11
ASDI0
PBUSY
13
PDB0
15
PSLCT
17
PDB1
19
DCDC_ON
16
XRST
18
3.3V
4
3.3V
3.3V 14
TH-50PX50U
D-Board Block Diagram
IC9300
FORMAT CONVERTER/RGB PROCESSOR
R 10bit
G 10bit
I/P
FORMAT
CONVERTER
CONVERTER
B 10bit
VD
HD
DCK
PCK
CLKM_IN
FREE_RUN
DPCLK5 DPCLK2
LVDS
R0
G0
B0
VD
HD DCK
DISCHARGE
Low
R9
G9
B9
CONTROL
Voltage
Differential
PICTURE OUTPUT
Signaling
RECEIVER
IC9500
FPGA/SYNC/OSD/DISCHARGE CONTROL
FPGA CONTROL
NCS
DATA0
CONF_DONE
NCONFIG
OSD
ASDI0
NCE
R,G,B,HD,VD,CK
CONTROL
DCLK
SCL
SDA
P3V_SCL2
P3V_SDA2
IC9008
AVR STB3.3V
STB3.3V
SW
Q9003
2
AVR
4
1
ON/OFF
IC9001
EEPROM
SDA
5
SCL
6
P3V_SCL2
Q9008
P3V_SDA2
Q9009
3.3V
P12V
D2
D1
Q9702
G2
S2
G1
S1
IC9007
PROM (FPGA)
26
23
27
24
17
SW1
BG2
TG2
VIN
SW2
RUN/SS1
RUN/SS2
1
PLASMA AI/SUB FIELD PROCESSOR
CTI/TINT
COLOR
R 10bit
SUB-FIELD
CONTRAST
G 10bit
NEW PLASMA AI
WB-ADJ
PROCESSOR
B 10bit
st-r
XRST
OCK
11
CLK8
X9200
X1
1
IC9200
14 CLK5
7
CLK1
CLOCK GENE.
X2
20
IC9303
IC9301
10
CLK4
32M FLASH MEMORY
RESET
RESET
4
VOUT
IC9503
LEVEL CONVERTER
3.3V
5V
DATA POWER
FEEDBACK
IC9504
LEVEL CONVERTER
Control DATA
3.3V
5V
DATA DRIVER
IC9502
SS PULSE
ODED,ODEU
LEVEL CONVERTER
3.3V
5V
Sustain Control DATA 6bit
SCAN OUT
SC PULSE
UMH,UML,USH,USL,UEH,NUEL,ODED,ODEU
DRV_RST
3.3V
5V
Scan Control DATA 13bit
NRST
CL,CLK,SIU,SID,SCSU,CEL2,CPH,CEL,CBK,CSL,CSH,CML,CMH
DRVMUTE
IC9005,06
LEVEL CONVERTER
49
XRST
50
NRST
14
OSD
19
TXD_PC
21
TXD1
IC9003
RXD_PC
22
RXD1
XIN
MICOM
IIC_CONT
65
IIC_CONT
XOUT
IIC_INT
78
IIC_INT
Q9012
P3V_SCL1
SCL1
85
STB_SCL1
P3V_SDA1
Q9013
SDA1
84
STB_SDA1
RESET
SCL2
67
STB_SCL2
SDA2
66
STB_SDA2
ALARM
71
ALARM
READY
DRV_SOS2
72
READY
DRV_SOS9
DRV_SOS7
DRVRST_DATA
PANEL_MAIN_ON
48
PANEL_MAIN_ON
1.5V
PS_SOS
98
PS_SOS
LED_G
LED_R
D2
D1
Q9701
G2
S2
G1
S1
REM_IN
19
16
BG2
TG2
IC9702
P5V_DET
DC_DC CONV.
3.3V_DET
15
P12V_DET
Q9703
Q9704
41
P_ON/OFF
157
33bit
(UA,UB,UC0-7,16-18)
IC9302
CLKU1
DDR SDRAM(64M)
CLKU0
(PCU1)
Q9800
DRVCLKU0-U3
P5V
Video DATA
66bit(UA,UB,UCO-15)
DATA
DRIVER
Video DATA
66bit(DA,DB,DC0-15)
DRVCLKD0-D3
SCL
P3V_SCL2
33bit
SDA
P3V_SDA2
(UA,UB,
UC8-15,
19-21)
CLKU2
CLKU3
(PCU2)
3.3V
Q9801
P5V
VCC
5
DSHL,DSLL,DMHL,DMLL,DMHR
CLRU,LEU,PCU1,PCU2
36bit
CLRD,LED,PCD1,PCD2
(DA,DB,DC10-21)
CLKD3
CLKD2
(PCD2)
Q9900
P5V
5V(P)
30bit
(DA,DB,DC0-9)
CLKD1
CLKD0
28
(PCD1)
X9000
9.216MHz
26
STB3.3V
IC9004
Q9700
Q9901
30
RESET
RESET
P5V
R9028
SOS2
SOS9
SOS2
99
SOS9
97
SOS7
92
57
Q9011
P5V
LED_G
70
LED_R
69
REMOCON
10
Q9010
LED_G
P5V
LED_R
STB5V_M
REM
Q9023
Q9022
3.3V
93
P12V
94
IC9700
95
Q9021
Q9020
AVR 2.5V
VCC
CTL
OUT
2
1
4
3.3V
2.5V
TH-50PX50U
D-Board Block Diagram
TH-37PX50U / TH-42PX50U / TH-50PX50U
D32
TO C25
12
DATA R
R-UP
51
(DATA R TIMING)
6
CLK1
5
CLK0
7
DATA DRIVE
10
5V DET
41
52
P5V
55
40
DRV-RST
D31
TO C24
8
27
DATA L
36
L-UP
52
(DATA L TIMING)
29
CLK2
30
CLK3
31
DATA DRIVE
34
5
5V DET
1
P5V
4
DRV-RST
6
D34
TO C54
8
DATA L
27
35
L-DOWN
55
28
DATA L TIMING
29
31
DATA DRIVE
34
57
5V_DET
65
P5V
68
58
DATA
POWER
64
FEED BACK
56
DRVRST
D33
TO C55
10
DATA R
R-DOWN
46
52
DATA R TIMING
53
48
DATA DRIVE
51
57
SUSTAIN
DATA
64
5
5V_DET
4
P5V
1
55
DRV_SOS2
56
DRV_SOS9
6
DRVRST
D20
TO SC20
2
9
SCAN
DATA
13
20
1
P5V
DRV_SOS7
11
NOT USED
D8
TO K3
2
LED_G
3
LED_R
6
REMOCON
1
STB5V

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Th-50px50uTh-42px50u

Table of Contents