Ordering Information - Harman Kardon AVR146 Service Manual

5 x 30w 5.1 channel a/v receiver
Hide thumbs Also See for AVR146:
Table of Contents

Advertisement

AVR146
DESCRIPTION
THE Hynix HY57V161610E is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-
cations which require large memory density and high bandwidth. HY57V161610E is organized as 2banks of 524,288x16.
HY57V161610E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-
ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A
burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a
new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
FEATURES
Single 3.0V to 3.6V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by UDQM/LDQM
Internal two banks operation

ORDERING INFORMATION

Part No.
HY57V161610ET-5
HY57V161610ET-55
HY57V161610ET-6
HY57V161610ET-7
HY57V161610ET-8
HY57V161610ET-10
HY57V161610ET-15
Note :
1. V
(min) of HY57V161610ET-5/55 is 3.15V
DD
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for
use of circuits described. No patent licenses are implied
Rev. 0.2 / Aug. 2003
2 Banks x 512K x 16 Bit Synchronous DRAM
Clock Frequency
200MHz
183MHz
166MHz
143MHz
2Banks x 512Kbits x 16
125MHz
100MHz
66MHz
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
- 1, 2, 4 and 8 for Interleave Burst
Programmable CAS Latency ; 1, 2, 3 Clocks
Organization
Interface
98
harman/kardon
HY57V161610E
Package
400mil
LVTTL
50pin TSOP II
1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents