Motorola MVME1X7P Programmer's Reference Manual page 310

Single-board computer
Table of Contents

Advertisement

Defaults register 2
DRAM Control register
Error Address (bits 23-16)
Error Address (bits 31-24)
Error Address (bits 7-4)
Error Address Bits (15-8)
Error Logger register
Error Syndrome register
features
4-1
initialization
internal register memory map
Memory Configuration register
refresh control
Scrub Address counter (bits 15-8)
Scrub Address counter (bits 23-16)
Scrub Address counter (bits 26-24)
Scrub Address counter (bits 7-4)
Scrub Control register
Scrub Period register bits 15-8
Scrub Period Register bits 7-0
Scrub Prescaler counter (Bits 15-8)
Scrub Prescaler counter (bits 21-16)
4-23
Scrub Prescaler counter (Bits 7-0)
Scrub Time On/Time Off register
Scrub Timer counter (Bits 15-8)
Scrub Timer counter (bits 7-0)
scrubbing function
SDRAM Configuration register
specifications
memory accesses, indivisible
memory devices used on board
memory maps
82596CA Ethernet LAN coprocessor
1-40
I
BBRAM configuration area
N
BBRAM, TOD clock
D
Cirrus Logic CD2401 serial controller
chip
E
interrupt acknowledge
X
local bus
local I/O devices
IN-8
4-32
4-15
4-28
4-28
4-29
4-29
4-27
4-30
4-34
4-11
4-14
4-8
4-26
4-19
4-20
4-20
4-24
4-25
4-8
4-33
4-4
1-52
1-3
1-42
1-41
1-36
1-46
1-20
1-22
M48T58 BBRAM, TOD Clock
MCECC internal register
MCECC sector internal registers
PCCchip2
PCCchip2 ASIC
printer
1-31
SCSI
1-41
time-of-day clock
VMEbus
VMEchip2 GCSR 1-30,
VMEchip2 LCSR
VMEchip2 LCSR summary
microprocessors used on board
4-26
MIEN (master interrupt enable) bit 2-74,
4-26
2-96
4-25
modem interrupt control register, SCC
Modem PIACK register (PCCchip2 ASIC)
3-31
MPU
channel attention
4-23
channel attention access
local bus timeout
offboard error
4-24
parity error
4-21
port
3-3
port access
TEA, cause unidentified
MPU Status register, programming
MVME167Bug/177Bug debugging packages
C-1
MVME1X7P
example of VMEchip2 Tick Timer 1
features
1-3
functional description
microprocessors
MVME712M, MVME1X7P printer port
N
no-address-increment DMA transfers
non-burst read cycle type
non-burst write cycle type
Computer Group Literature Center Web Site
1-42
1-34
1-32
3-10
1-43
1-46
2-103
1-26
2-22
1-3
3-3
3-4
1-57
1-56
1-56
3-3
1-56
2-51
periodic interrupt
1-47
1-17
1-3
4-5
4-6
Index
4-11
3-28
B-2
2-12

Advertisement

Table of Contents
loading

Table of Contents