Xc-Is21Md - Pioneer XC-IS21 MD Servise Manual

QQ
3 7 63 1515 0
BD7910FV (CORE MAIN ASSY : IC116)
• Head Driver
•
Block Diagram
20 19 18
1 2 3
•
Pin Function
No. Name
1 VregIN Regulator input and regulator power supply
2 RegGND Regulator GND
3 RegSEL Regulator selection terminal
TE
L 13942296513
4 VG Power MOS drive voltage input
5 SVCC EFM high-level output voltage
BR93LC56F (MD CORE MAIN UNIT : IC110)
• EEPROM
•
Pin Assignment (Top View)
NC
Vcc
CS
SK
•
Pin Function
No. Name
1 NC Not connected
2 Vcc Power supply
3 CS Chip selection input
www
4 SK Serial clock input
5 DI Start bit, operation code, address, and serial data input
6 DO Serial data output, READY/BUSY internal status indication
.
output
7 GND Ground
8 NC Not connected
http://www.xiaoyu163.com
17 16 15 14 13 12
Pre Driver
4 5 6 7 8 9
Description
NC
1 8
GND
2 7
DO
3 6
DI
4 5
Description
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
11
No. Name
6 PDGND Predrive GND
7 EFM EFM signal input
8 MUTE Mute control
9 N.C.
10 N.C. Not used
10
11 N.C.
12 VOD2 Sink output (lower side power MOS drain)
13 VSS H-bridge GND (lower side power MOS source)
14 VOD1 Sink output (lower side power MOS drain)
15 VOS1 Source output (upper side power MOS source)
16 VDD H-bridge power supply (upper side power MOS drain)
17 VOS2 Source output (upper side power MOS source)
18 RegDRV External PNP drive output for the regulator
Q Q
3 6 7 1 3 1 5
19 RegOUT Regulator output (emitter follower output)
20 RegNF Regulator feedback terminal
•
Block Diagram
NC 1
2
Vcc
Order Decode
Control
Clock Generation
3
CS
SK 4
co
.

XC-IS21MD

9 4 2 8
Description
0 5 8 2 9 9 4 2 8
2048bits
EEPROM Array
High
Voltage
Generation
Address R/W
Decoder Amp.
Write
Inhibit
Address Data
Buffer Register
Order
Dummy
Register
Bit
m
9 9
9 9
8 NC
7
GND
6
DO
5 DI
75