Ic Pin Function Description - Sony HCD-RG88 Service Manual

Table of Contents

Advertisement

7-29. IC PIN FUNCTION DESCRIPTION

• MAIN BOARD IC501 M30620MCN-A09FP (SYSTEM CONTROLLER (CD MECHANISM CONTROL))
Pin No.
Pin Name
1
NO-USE
2
STEREO
3
TUNED
4
SIRCS
5 to 7
SUR1 to SUR3
8, 9
GND
10
XC-IN
11
XC-OUT
12
RESET
13
X-OUT
14
VSS
15
X-IN
16
VCC
17
NMI
18
NO-USE
19
SCOR
20
AC-CUT
21
ST-MUTE
22
ST-CE
23
ST-DOUT
24
BU-PWM3
25
ST-DIN
26
BU-PWM2
27
ST-CLK
28
BU-PWM1
29
IIC-CLK
30
IIC-DATA
31
TXD1
32
SQ-DATA-IN
33
SQ-CLK
34
SENS
35
CD-DATA
36
XLT
37
CD-CLK
38
CD-POWER
39
CLOCK-OUT
40
LD-ON
41
GC-RESET
42
NO-USE
43
XRST
44
LOAD-IN
45
LOAD-OUT
46
OPEN-SW
47
CLOSE-SW
I/O
Not used
I
FM stereo detection signal input from the tuner unit " L " : stereo
I
Tuning detection signal input from the tuner unit " L " : tuned
I
Remote control signal input
O
Surround signal processor control signal output terminal Not used
Ground terminal
I
Sub system clock input terminal (32.768 kHz)
O
Sub system clock output terminal (32.768 kHz)
System reset signal input from the reset signal generator " L " : reset
I
For several hundreds msec. after the power supply rises, " L " is input, then it changes to " H "
O
Main system clock output terminal (16 MHz)
Ground terminal
I
Main system clock input terminal (16 MHz)
Power supply terminal (+3.3V)
I
Non-maskable interrupt input terminal
Not used
I
Subcode sync (S0+S1) detection signal input from the digital signal processor
I
AC off detection signal input from the reset signal generator " L " : AC cut checked
O
Tuner muting on/off control signal output " H " : muting on
O
PLL chip enable signal output to the tuner unit
O
PLL serial data output to the tuner unit
O
RFDC PWM signal output to the RF amplifier (for CD-RW)
I
PLL serial data input from the tuner unit
O
PWM signal output to the RF amplifier (for CD-RW)
O
PLL serial data transfer clock signal output to the tuner unit
O
Focus servo drive PWM signal output to the RF amplifier (for CD-RW)
Communication data reading clock signal input or transfer clock signal output with the fluorescent
I/O
indicator tube driver
I/O
Communication data bus with the fluorescent indicator tube driver
Not used
I
Subcode Q data input from the digital signal processor
O
Subcode Q data reading clock signal output to the digital signal processor
I
Internal status detection monitor input from the digital signal processor
O
Serial data output to the digital signal processor
O
Serial data latch pulse output to the digital signal processor
O
Serial data transfer clock signal output to the digital signal processor
O
Power on/off control signal output for the CD section " H " : power on
O
Clock (32.768 kHz) signal output terminal (for test mode)
O
Laser diode on/off control signal output to the RF amplifier " L " : laser diode on
I
Reset signal output to the fluorescent indicator tube driver " L " : reset
Not used
O
Reset signal output to the digital signal processor and motor/coil driver " L " : reset
O
Turn motor drive signal output
O
Turn motor drive signal output
I
Disc tray open detection signal input terminal " L " : disc tray open
I
Disc tray close detection signal input terminal " L " : disc tray close
Description
HCD-RG88
51

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents