Sony DSR-PD150P Service Manual page 90

Hide thumbs Also See for DSR-PD150P:
Table of Contents

Advertisement

For Schematic Diagram
• Refer to page 4-51 for printed wiring board.
2
3
1
VC-242D BOARD(7/18)
NO MARK:REC/PB MODE
DV INTERFACE(JC-2 BLOCK)
A
R :REC MODE
P :PB MODE
-REF.NO.:10000 SERIES-
XX MARK:NO MOUNT
FB302
D_1.9V
153
TO(18/18)
D_2.8V
B
67
SWP
SWP
TO(8/18,13/18)
WRX
WRX
DIR
C
RDX
RDX
XACC
FRRV
FRRV
LBUS3
TRRT
TRRT
LBUS2
DRP
52
DRP
TO(6/18)
LBUS1
ALE
ALE
LBUS0
MCCE
MCCE
XENA
MCDA0
MCDA0
FRL
MCDA1
MCDA1
FCLA
D
MCDA2
MCDA2
MCDA3
MCDA3
MCDA4
MCDA4
66
MCDA5
TO(13/18)
MCDA5
MCDA6
MCDA6
MCDA7
MCDA7
MCHA0
MCHA0
MCHA1
MCHA1
E
XDVCN
XDVCN
LIP_SLEEP
LIP_SLEEP
LPS
LPS
OFR
OFR
XRST_LINK
XRST_LINK
XRST_PHY
XRST_PHY
VREF
VREF
TRRV
TRRV
F
41
VSP_SO
VSP_SO
TO(3/18,9/18,
XVSP_SCK
13/18,17/18)
XVSP_SCK
XRST_VSP
XRST_VSP
SCOD_WINDOW
SCOD_WINDOW
XCS_SFD
68
TO(13/18)
XCS_SFD
XCS_VFD
XCS_VFD
VSP_SI
G
VSP_SI
18M
H
XI
OSC
OSDL
OSDR
COL3
I
53
TO(6/18)
OSDP
COL2
COL1
COL0
OSDVD
OSDHD
J
16
REG_GND
4
5
6
7
D_1.9V
C304
0.1u
B
DIR
XACC
LBUS3
40
LBUS2
LBUS1
LBUS0
XENA
FRL
VDD2
LBUS3
FCLA
ID3
LBUS2
ID2
LBUS1
ID1
LBUS0
ID0
VSS
ICLK
VSS
XENA
XINEN
FRL
FR
OFR
FCLR
IFCLEAR
VDD3
TEST0
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
L307
10uH
FB304
C331
C332
C333
C329
10u
0.01u
0.01u
0.01u
B
6.3V
B
B
TA
P
OSDL
0
GND
BLKC
NC
TEST
OSDR
0
1.1
BLKB
OSC
COL3
R383
0
VC3
OSC
0
OSDP
0
CMDCT
VBLA
COL2
0
3.0
VC2
VDD
COL1
0
2.7
VC1
XPCL
COL0
0
0.1
VC0
DATA
OSDVD
2.7
2.7
XCS
XVSYNC
OSDHD
2.5
2.8
XHSYNC
XCLK
IC302
MB90099PFV-G-103-BND-ER
IC302
CHARACTOR
GENERATER
4-25
8
9
10
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VSS
CNA
XRESETP
PWD
VDD3
VDD2
AVS
IC361
AVD3
AVD3
R361 12k
R1
DV INTERFACE
IC361
R0
SN104266GGM-TEB
TPA+
TPA-
TPB+
TPB-
AVD3
TPBIAS
AVS
AVD3
AVS
C335
0.1u
B
69
LINE_OUT_V
TO(12/18,15/18)
13.5M
34
SPCK
TO(3/18,10/18)
C334
0.01u
B
EVER_3.0V
XSYS_RST
13
TO(15/18)
XCS_OSD
XOSD_SCK
147
TO(15/18,18/18)
OSD_SO
37
TO(3/18,10/18,
XSYS_RST
11/18,12/18,
13/18,15/18,
18/18)
11
12
13
14
SIGNAL PATH
VIDEO SIGNAL
AUDIO
CHROMA
Y
Y/CHROMA
SIGNAL
REC
PB
XDVCN
XRST_PHY
LIP_SLEEP
± 0.5%
R364
12k
± 0.5%
TPA+
TPA+
TPA-
TPA-
TPB+
TPB+
TPB-
TPB-
R367
R368
56
56
± 0.5%
± 0.5%
C337
1u
B
R370
R372
56
56
± 0.5%
± 0.5%
R369
R371
C338
10k
10k
220p
± 0.5%
± 0.5%
CH
4-26
DSR-PD150/PD150P
70
TO(9/18)
DV INTERFACE
VC-242D (7/18)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsr-pd150

Table of Contents