Table of Contents
Advertisement
L7082 / L7089 - BLOCK DIAGRAM - PAGE 2/2
A1
RX MID CHANNELS
GSM: CH 62 -- 947,4 MHz
EGSM: CH 37 -- 942,4Mhz
DCS: CH 700 -- 1842,8MHz
PCS: CH 661 -- 1960MHz
-2,5dB
FL400
925-960MHz
7
4
6
U150
5
10
-0,6dB
RVCO_PCS
-2,5dB
3
EXT ANT
1930-1990MHz
2
V1
V2
SW_RF
from J600
9
6
2
FL2400
1
Pin2
U400
5
7
3
V1
V2
4
FL1400
U401
U151
SWITCH
1805-1880MHz
CONTROL
-2,5dB
2
RVCO_DCS
1
4
3
6
B+
1-3
4
Q380
TX FRQ. RANGE
EGSM: 880-915Mhz
5-8
-0,2dB
+21dB
DCS: 1710-1785MHz
PA_B+
PCS:1850-1910MHz
4,10-15
U300
11-14
PA
2, 8
TX_275
FILTERED_-5V
GATE CTRL CIRCUIT
EXC
U390 PAC
RF_IN
DET
2
TX_275
SAT.
4, 14
10
12
RX275_DCS
RX_GSM_PCS
RVCO_PCS
RVCO_DCS
RX275_GSM
RX275_DPCS
GSM / DPCS SELECT CIRCUIT
TX_275
TX275_GSM
TX275_DPCS
For description of GSM / DPCS Select Circuit
TX_DCS
see document on: emeacs.fle.css.mot.com
FILTERED_-5V
RF_V2
GSM LNA
-3,5dB
+13 dB
3
RX_EN
C
4
Q112
Q400
FL401
B
2
+10dB
925-960MHz
RX275
C
B
Q450
RX275_GSM
E
+10dB
RX275_DPCS
C
Q450
B
+12dB
-2dB
E
B
5
Q1400
FL1401
C
1805-1990MHz
DCS_PCS LNA
RX VCO MID CHANNELS
GSM: CH 62 -- 1347,4 MHz
EGSM: CH 37 -- 1342,4Mhz
DCS: CH 700 -- 1442,8MHz
PCS: CH 661 -- 1560MHz
RX VCO FRQ. RANGE
EGSM: 1325 - 1360Mhz
DCS: 1405 - 1480MHz
DM_CS
PCS: 1530 - 1590MHz
+6bB
+11,5dB
-5dB
-2 dB
CR330
7
C
C
B
B
R333
Q331
R336
Q330
DM_CS
+6-8dBm
7
TX VCO
TX VCO FRQ. RANGE
EGSM: 880-915Mhz
2
5
DCS: 1710-1785MHz
1, 3
PCS:1850-1910MHz
TX VCO MID CHANNELS
GSM: CH 62 -- 902,4MHz
EGSM: CH 37 -- 897,4Mhz
8
11
DCS: CH 700 -- 1747,8MHz
PCS: CH 661 -- 1880MHz
DETECT_SW
AOC_DRIVE
SAT_DETECT
TX_KEY_OUT
RX
LOCAL
Osc.
800MHz
discrete
OSCILLATOR
circuty
Q203
CR249
RF_V1
+12dB
-5dB
B
C
Q480
FL457
C
400 MHz
SW_VCC
D
G
2,75V
RF_V2
Q242
S
B+
S
2,75V
RF_V1
Q240
D
G
RVCO_DCS
SF_OUT
RVCO_PCS
1,5V - 3,2V
3
4
5
RVCO_275
0db
U250
1
Q1102
RX VCO
6
SW_V1
GP04
SF_OUT
6
1,5V - 3,2V
U350
4
TX LOOP
FILTER
3
RF_V2
*GSM_SEL
TX275_GSM
TX275_DPCS
2
1
4
TX_DCS
*PCS_SEL
Q100
3
*DCS_SEL
DETECT_SW
AOC_DRIVE
SAT_DETECT
TX_KEY_OUT
A9
D9
PLL
U200
MAGIC
C8
( SCLK_OUT ) BCLKR
F7
RX
( SDFS ) BFSR
A7
RXI
STEP
G9
DEMODULATION
ATT.
SPI
( SDRX ) BDR
RXQ
G8
C7
F2
G1
F1
VRef
H1
PHASE
DET
J7
13MHz VCO
Divider
H2
200KHz
H9, J9
13MHz
H7, C8,
MAGIC_13MHz
J6
J1, B3
MUX
G6
CLK_SELCT
C1
Startup
Ref.
1 /2
A1
PHASE
Prog.
E1
B1
DET
Divider
REF. OSC.
200KHz
Y200
A3
26 MHz
AFC
Divider
REF.
E2
26MHz
PLL
J8
( CE ) MQSPI_CS1
G5
SPI
F4
( SPI_CLK ) MOSPI_CLK1
LOGIC
C4
H4
INTER
A4
( SPI_DATA ) DX1
CONTROL
J3
FACE
( SDTX ) BDX
J2
TX
TXI
MODULATION
( TX_CLK ) BCLKX
SPI
TXQ
G7
A5
RX_ACQ
H8
B6
DM_CS
LOGIC
J4
from WhiteCap
PA
TX_KEY
CONTROL
CONTROL
H5
B4
C5
RX SIGNAL PATH
TX SIGNAL PATH
MAIN VCO SIGNAL PATH
TUNING VOLTAGES
to WhiteCap
CR248
to WhiteCap
from WhiteCap
from WhiteCap
REFERENCE CLOCK
Orderable Part
Non - Orderable Part
Advertisement
Table of Contents
