Block Diagram - Sony KP-48PS2 Service Manual

Projection tv
Hide thumbs Also See for KP-48PS2:
Table of Contents

Advertisement

BLOCK DIAGRAM (3)

IC501
MAIN A/D CONVERTER
CN502(1/2)
Q501,521
63 VIN(A)
Y MAIN IN
A21
BUFF
Q503,523
U MAIN IN
A22
31 VIN(C)
BUFF
Q502,522
V MAIN IN
A23
50 VIN(B)
BUFF
Q601
VP M IN
A24
BUFF
IC603
WRITE PLL
Q602
HP M IN
A25
4
FINA VCO OUT
BUFF
IC504
READ PLL
VCO OUT
E1
IC604
TO
BLOCK
I/O EXPANDER
DIAGRAM(2)
A BOARD
CN1201
SDA
A12
14
SDA
15 SCL
SCL
B12
Q904
LEVEL SHIFT
Q905
LEVEL SHIFT
Q510
Y SUB IN
A19
BUFF
Q511
U SUB IN
A18
BUFF
Q512
V SUB IN
A17
BUFF
HP SUB IN
A15
VP SUB IN
B16
B3
(DRC,MID-X,VIDEO PROCESS)
IC601
DRC
DYO2
122
|
|
D(A)1
6
174
DIY0
129
DYO9
|
Y0-7
|
|
|
13
181
D(A)8
DIY7
DBO2
147
D(B)1
DIC0
17
164
|
|
|
|
154
|
C0-7
|
DBO9
24
171
D(B)8
DIC7
EXTCLP
55
156 CLP
DRO2
133
XSYNC
58
157 ADHD
|
|
CLK
56
161 W13I
140
DRO9
HD2
102
162 IVD
V9O
100
C54O
117
3
FINB
5
160 WPLLHD
3
97 C54I
FINA
4
96 RPLLHD
IC602
FINB
5
95 HREF
16M DRAM
35 CLK
2 3
13
5 6
DQ0
|
8 9
DAC3
4
69 GAME
DQ0
|
20
11 12
DAC2
5
80 S0
DQ0-15
|
39 40
DQ15
25
DAC1
6
81 S1
DQ15
|
42 43
45 46
32
DAC0
7
86 INSEL
48 49
DAC4
3
93 FFSW
SW0
2
59 PXI
35
19
ADDR0
|
|
ADDR0
SW3
10
57 FV
|
42
24
A0-11
|
SW2
9
58 FH
46
27
ADDR11
ADDR11
|
|
49
32
XCAS
7
WE
15
SDA
|
XRAS
|
CAS
XWE
9
18
RAS
11
XCS
CS
DOM
10
14 LDQM
SCL
36 UDOM
SUB WRITE PLL
IC314
2
4
4 FINA
Q304
BUFF
IC801
MID-X
31
|
CRCYIN0
35
DY0-7
|
39
CRCYIN7
|
41
11
CRCCBIN0
|
DB0-7
|
17
CRCCBIN7
20
21
|
DRCCRIN0
24
DR0-7
|
26
DRCCRIN7
|
29
10 XDRCHS
9
XDRCVS
37 DRCDCLK
91
DXT1IN
X802
17.28MHz
88
DXT1OUT
SDA
93 IICSDA
SCL
94 IICSCL
215 ANVGIN
Q513
168 VDOYCLVL
BUFF
210 ANCBIN
Q515
169 VDOCBCLVL
BUFF
208 ANCRIN
Q514
170 VDOCRCLVL
IC313
BUFF
VCO OUT
3
194 VDOCLKIN
4
2
FINB
5
202 XVDOHS
IC316
4
2
PFD INHBIT
9
196 VDOCLKOUT
IC315
201 XVDOVS
– 32 –
IC901
D/A CONVERTER
DSPY0
44
13
G2
|
G0-7
|
|
|
51
20
GO
44
DSPY7
G9
52
23
B2
DSPCB0
53
24
BO
46
B0-7
|
|
56
25
|
|
B9
DSPCB7
61
30
62
RO
42
|
DSPCR0
3
R2
65
|
R0-7
|
|
68
10
DSPCR7
R9
|
71
RCK
31
DSPCLK
79
|
GCK
33
BCK
XDSPHS 72
XDSPVS 73
XDSPYS 74
XRESET 199
I C 8 0 2
6 4 M D R A M
99
2
100
4 5
103
7 9
|
106
10 11
108
13 31
|
33 34
113
116
36 37
|
39 40
SDDAT0
DQ0
119
|
D0-31
42 45
|
148
SDDAT31
47 48
DQ31
149
151
50 51
|
53 54
155
56 74
157
|
76 77
Q517
+4.2V
161
79 80
+4.2V REG
164
82 83
|
167
85
Q516
3.3VGR
+3.3V REG
120
22
|
|
SDADR0
A0
125
27
|
A0-12
|
Q524
128
60
A3.3V
SDADR12
A12
+3.3V REG
|
|
134
66
16 DQM0
SDDQM0
147
71 DQM1
28 DQM2
SDDQM1
146
59 DQM3
SDCKE
142
67 CKE
SDCLKIN
137
68 CLK
SDCLK
140
KP-48PS2/61PS2
RM-903
CN502(2/2)
Q901,908
A7
Y 100 OUT
BUFF
Q902,907
A8
U 100 OUT
BUFF
Q903,909
A9
V 100 OUT
BUFF
IC506
2
4
A6
HP 100 OUT
E2
2
4
IC505
TO
BLOCK
B6
VP 100 OUT
DIAGRAM(2)
A BOARD
CN1201
A10
DPC SW
Q519
A11
RESET 100
INV
+5V
A13
+5V
+2.5V
B13
+2.5V
+3.3V
A14
+3.3V
A5V
B14
A5V
A16
+9V(NC)
+5V

Advertisement

Table of Contents
loading

This manual is also suitable for:

Kp-61ps2

Table of Contents