Pin Configuration - Gateway FPD1830 Service Manual

Hide thumbs Also See for FPD1830:
Table of Contents

Advertisement

FUNCTIONAL BLOCK DIAGRAM
Anolog
Triple
RGB
ADC
Digital
TMDS
TMDS
RX
Input
Video
YUV
[8-bits]
SYSTEM BLOCK DIAGRAM
Anolog
RGB
DVI
Composite
S-Video

PIN CONFIGURATION

GM5020
Serial I/F
Host
Micro-
Interface
processor
YUV to RGB
Image
Converter
Caputure/
Brightness,
Measure.
Contrast,
ment
Hue,
Saturation
Video
Decoder
controller
GENESIS 292P
SDRAM/I/F
Frame Store
Interface
Zoom/
Frame Rate
Shrink/
Conversion
Filter
Control
Frame Buffer
(SDRAM/SGRAM)
gm5020
OSC or
Micro-
XTAL
OSD
Output
Panel I/F
Data
Gamma
[48-bits]
Path/
Control
Timing
Output
Control
Control
Output to
LCD

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents