Dot Clock Adjustment - Pioneer DEH-P670MP Service Manual

1

6.5 DOT CLOCK ADJUSTMENT

A
- PCL output
In the normal operation mode (with the detachable panel installed, the ACC switched ON, the standby mode
cancelled), shift the TESTIN (Pin 86) terminal to H.
The clock signal is output from the PCL terminal (Pin 37).
The frequency of the clock signal is 312.5kHz that is one 32th of the fundamental frequency.
The clock signal should be 312.5kHz.
If the clock signal is out of the range, the X'tal (X601) should be replaced with new one.
B
C
D
E
F
58
1
2
DEH-P670MP/XN/UC
2
3
3
4
4