To use this product safely This manual is for the original purchaser of Travelstar C4K60-30/20 and intendes to provide information about handling, installation, specifications, principles of operation and interface command implementation. To use the product, read safety descriptions below and understand thoroughly. Keep this manual with care to insure unlimited use.
Page 4
This product is sold with a limited warranty and specific remedies are available to the original purchaser in the event the product fails to conform to the limited warranty. Hitachi’s liability may be further limited in accordance with its sales contact.
Safety Instructions Caution 1. The product is not authorized for use in life support devices or systems or other applications that pose a significant risk of personal injury. 2. Since the drive uses glass media for the disk platter, opening of Metal Head Disk Assembly (HDA) may cause bodily injury.
Page 6
Further Hitachi reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation to notify any person of such revisions or changes.
Page 10
8.2. Ultra DMA Data Transfer Timing......................133 8.3. Power On and Hardware Reset Timing .....................143 K6610170 Rev.2 Dec 22, 2004 - 10 -...
1.0 General 1.1. Introduction The Travelstar C4K60-30/20 disk drives reach high capacities in a 1.8 type form factor by applying the latest high-density recording technology. Capacity Product name Model name (Formatted) Height Interface Travelstar C4K60-30 HTC426030G7CE00 30.005 GB 7.0 mm ATA-6(IDE) Travelstar C4K60-20 HTC426020G7CE10...
1.2. General Caution Caution Adhere to the following cautions. (a) Warranty void if Metal Head Disk Assembly (HDA) is opened, or any HDA seal/label is broken. (b) Hot swapping (Power on) damages the drive. The drive should be swapped during Power Off only. (c) Shock can result in permanent damage to the drive and/or loss of data.
3.0 Specification Summary 3.1. Principal Specifications Table 3.1 Principal Specifications Specifications Item Travelstar Travelstar Units C4K60-30 C4K60-20 Model name HTC426030G7CE00 HTC426020G7CE10 1 Capacity per drive (Formatted) 30.005 20.003 Capacity per sector Bytes Disks Heads 2 Seek time Average 15 *1 (Nominal Full stroke 26 *1...
Page 15
*1 :Average time of seek is calculated under the following condition. (Read/Write ratio: Read only) Average of 10,000 random seeks, Voltage 3.3V, Temperature 25°C. Full stroke time of seek is calculated under the following condition. Average of 1,000 full stroke seeks, Voltage 3.3V, Temperature 25°C. This maximum time is not included the seek time by seek retry.
3.2. Environmental Specifications and Reliability Table 3.2 Environmental Specification and Reliability Item Specification Travelstar Travelstar C4K60-30 C4K60-20 Model name HTC426030G7CE00 HTC426020G7CE10 Operational Ambient *1 5 to 60°C temperature Non-operational -40 to 70°C Temperature gradient Max. 20°C /hour Relative humidity Operational 5 to 90 % Non-operational 5 to 95 %...
*3 : 3.0 Bels are the maximum sound power levels with A-weighted. This value is specified at product shipment, except during power on, load, unload or power down. Clicking noise of magnet latch operation occurs at loading and unloading operation of the magnetic heads. Also, the clicking noise of the magnet latch occurs at emergency unloading operations.
3.4. Load/Unload Specifications Load /Unload is a mechanism to load/unload the heads on the disk surfaces. 3.4.1. Normal Load/Unload Normal load/unload operations are limited to maximum 600,000 times during HDD life. The normal unload operation is performed by the following commands. Standby Standby Immediate Sleep...
4.0 Installation 4.1. Installation Direction The Travelstar C4K60-30/20 can be installed in the 6 directions as shown below. Figure 4.1 Installation K6610170 Rev.2 Dec 22, 2004 - 19 -...
4.2. Mounting HDD 4.2.1. Mounting HDD with screws Caution Mount the HDD with the screws according to the following instruction to optimize the performance. (a) Mount the HDD with M2.0 screws. Take care not to add any distorting force to the HDD when mounting. Using 4 screws holes, secure the HDD.
4.2.2. Single HDD Test Condition To optimize the performance, keep the following instructions. 1) For the Single HDD test, HDD should be placed on an ABS-sheet. HDD should be place with no movement by external force min. 0.25N for X axis and Y-axis directions. 2) Don’t place HDD on a soft sponge sheet or hard surface at HDD test.
4.2.3. Attention for HDD Installation (1) In case of steel plate installation on HDD cover side, the spacing between Caution HDD cover and steel plate should be kept more than 2 mm. If this spacing is not kept for the steel plate, it may affect Load/Unload mechanism. (2) The PCBA side of the drive should be covered with insulation sheet if the active metal of host system may contact to the PCBA of the drive.
(1) Pack the device in an ESD protective bag with desiccant. (2) Use the original Hitachi cardboard box and the cushioning materials or equivalent cushioning structures to surround the above bag. (3) Never stack or package drives next to each other with at the proper cushion material separating them.
5.2. Handling Mount the HDD with the screws according to the following instructions to optimize the Caution performance. It is necessary to prevent vibration, shock, and static electricity to the drive because it will damage the precision parts. In particular, prevent vibration or shock generated by dropping, knocking over, or hitting the drive.
6.0 Physical Interface 6.1. Power Interface Figures 6.1 shows typical power current transitions after turning on the power. 0.1A/div. 0.2sec/div. Figure 6.1 Power Current Transition K6610170 Rev.2 Dec 22, 2004 - 26 -...
6.2.2. Connector Specification (1) Connector vender / model : JAE(Japan Aviation Electronics Industry, Ltd.) / type FA5B040HP1(Gold plate contact). Please search from http://www.jae-connector.com/en/. (2) Gold plate on FPC contact is recquired to avoid Sn whisker completely. (3) 20.5 +/- 0.05mm width, 0.3 +/- 0.05mm thickness FPC with reinforcement is recommended. (4) 2-layer FPC(one layer is GND plane) is recommended for better signal integrity.
6.2.4. Description of the Interface Signals The interface is an ATA(IDE) interface. Reserved pins should be left unconnected. The signal names and the pin numbers are shown in Table 6.1. Table 6.2 shows signal definitions. "I" of I/O type represents an input signal from the device and "O" represents an output signal from the device.
Page 30
Table 6.2 Signal List(Continued) Signal name I/O type Description INTRQ This is an interrupt signal for the host system. This signal is asserted by a selected device when the nIEN bit in the Device Control Register is "0". In other cases, this signal should be a high impedance state.
7.0 Logical Interface 7.1. I/O Registers Communication between the host system and the device is done through I/O registers. The Command Block Registers are used for sending commands to the device or posting device status. The Control Block Registers are used for controlling the device or posting device status. Table 7.1 Register List Addresses Functions...
7.1.2. Error register This register stores device status when the last command has been completed or diagnostic codes when a self-diagnostic process has been completed. The contents of this register are valid when the error bit (ERR) is set in the Status Register. The contents of this register are diagnostic codes when the device has just completed a self-diagnostic process requested when turning on the power or resetting.
7.1.5. LBA Low Register (Sector Number Register) This register in CHS mode contains the starting sector number for any disk data access. This number may be from 1 to the maximum number of sectors per track. In LBA mode and 28-bit addressing, the register contains bits 7-0 of the LBA address.
7.1.9. Status Register The current device status is reflected in this register. The contents are updated at the completion of each command. If BSY=1, no other bits in this register are valid. When BSY is cleared, the other bits in this register is valid within 400 ns.
7.1.10. Command Register The command code is sent to this register. After it is written, execution begins. 7.1.11. Alternate Status Register The information in this register is a duplicate of that in the Status Register. Reading this register will not clear the interrupt. 7.1.12.
7.2. General Operations 7.2.1. 48-bit Addressing Feature Set The 48-bit Addressing Feature set allows device with capacities up to 281,474,976,710.655 sectors (144,115,188,075,855,360 bytes). In addition, the number of sectors that may be transferred by a single command are increased by increasing the allowable sector count to 16-bits. Commands unique to the 48-bit Address feature set are: −...
7.2.2. Power Management Supported commands and functions: − IDLE command, IDLE IMMEDIATA command − SLEEP command − STANDBY command, STANDBY IMMEDIATE command − Advanced Power Management (APM) − Standby Timer 7.2.2.1. Low power consumption modes The drive supports the following low power consumption modes: - Active mode: The spindle motor is rotated.
Page 38
7.2.2.3. Advanced Power Management The host can select the power saving control pattern by Advanced Power management (APM). The device performs an intelligent power saving control based on the selected pattern by host. Using Set Feature command and Sector Count Register can set the APM operation mode. The Sector count value is related to the performance level and the power consumption level.
7.2.3. SMART Feature The intent of self-monitoring, analysis, and reporting technology (SMART) is to protect user data and minimize the likelihood of unscheduled system downtime that may be caused by predictable degradation and/or fault of the device. By monitoring and storing critical performance and calibration parameters, SMART devices attempt to predict the likelihood of near-term degradation or fault condition.
Page 40
7.2.3.2. SMART Device Error Log Reporting The intent of SMART Device Error Log Reporting feature is to augment the SMART feature set to provide additional diagnostic information on device that have generated error conditions. The device retains a specified amount of previously executed commands, and write this data along with the time of a triggered error condition to the existing SMART Read Logging Sectors.
7.2.4. Security Mode Feature The Security Mode feature set is a password system that restricts access to user data stored on a device. The system has two passwords, User and Master and two security levels, High and Maximum. The security system is enabled by sending a user password to the device with the SECURITY SET PASSWORD command.
Page 42
7.2.4.2. Initial Setting of the User Password When a user password is set, the device automatically enters lock mode the next time the device is powered-on or hardware reset. 7.2.4.3. Security Mode Operation from Power-on or Hardware Reset When lock is enabled, the device reject media access commands until a SECURITY UNLOCK command is successfully completed.
Page 43
7.2.4.4. User Password Lost If the user password is lost and High level security is set, the device does not allow the user to access data. The device is unlocked using the master password. If the user password is lost and Maximum security level is set, data access is impossible. However, the device is unlocked using the SECURITY ERASE UNIT command with the master password to unlock the device and erase all user data.
Page 44
7.2.4.5. Security Mode Command Action The following table defines executable commands in each lock mode state. Table 7.3 Command Table for Device Lock Operation Command Locked Unlocked Frozen mode mode mode READ MAX ADDRESS, READ MAX ADDRESS EXT Executable Executable Executable SET MAX ADDRESS, SET MAX ADDRESS EXT Aborted...
7.2.5. Protected Area Feature A reserved area for data storage outside the normal operating system is required for several specialized applications. Systems may wish to store configuration data or save memory to disk data in a location that operation system can not change. Following commands are defined in this feature. −...
If a Protected Area has been created using the SET MAX ADDRESS command, all SET MAX ADDRESS EXT commands result in command aborted until the Protected Area is eliminated by use of the SET MAX ADDRESS command with the address value returned by the READ NATIVE MAX ADDRESS command. If a Protected Area has been created using the SET MAX ADDRESS EXT command, all SET MAX ADDRESS commands result in command aborted until the Protected Area is eliminated by use of the SET MAX ADDRESS EXT command with the address value returned by the READ NATIVE MAX...
Page 47
If a non-volatile reserved area has not been established before the device receives a SET FEATURES ENABLE ADDRESS OFFSET MODE sub command, the command fails with Abort error status. Disable Address Offset Mode removes the address offset and sets the size of the drive reported by the IDENTIFY DEVICE command back to the size specified in the last non-volatile SET MAX ADDRESS / SET MAX ADDRESS EXT command.
7.2.7. Device Configuration Overlay Feature The Device Configuration Overlay feature set allows a utility program to modify some of the commands, modes, and features sets that a device reports as supported in the IDENTIFY DEVICE command response as well as the capacity reported. Commands unique to the Device Configuration Overlay feature set use a single command code and are differentiated from one another by the value placed in the Features register.
7.2.8. Write Cache and Auto Reallocation 7.2.8.1. Loss of data in write cache Write cache is a performance enhancement whereby the device reports as completion the write commands to the host as soon as the device has received all of the data into its cache buffer memory. This means that there is a possibility that power off even after write command completion might cause the loss of the data that the device has not written onto the media.
7.3. Command Protocol 7.3.1. PIO Data In Command Execution includes the transfer of one or more 512 byte sectors of data from the device to the host. 1) The host writes any required parameters to the Features, Sector Count, LBA Low (Sector Number), LBA Mid (Cylinder Low), LBA High (Cylinder High), and Device/Head registers.
7.3.3. DMA Data In/Out Command The Read DMA and Write DMA commands execute data transfer using the slave-DMA channel. The host is required to enable the slave-DMA feature, if using these commands. 1) The host initializes the slave-DMA feature, if using these commands. 2) The host write any required parameters to the Features, Sector Count, LBA Low (Sector Number), LBA Mid (Cylinder low), LBA High (Cylinder High), and Device/Head registers.
7.4. Command Summary Commands are issued to the device first loading the Command Block Registers with any information needed for the command. Then a command code is written to the Command Register, which starts the execution of the command. Table 7.4 Command Codes Command Description Protocol Class...
Page 53
Table 7.4 Command Codes(Continued) Command Description Protocol Class 48-bit Code Parameter Setup Mode Set/Check, Diagnostic Execute Device Diagnostic Initialize Device Parameters Identify Device Set Features Set Multiple Mode Power Control Check Power Mode 98h, E5h Idle 97h, E3h Idle Immediate 95h, E1h Sleep 99h, E6h...
Page 54
Table 7.4 Command Codes(Continued) Command Description Protocol Class 48-bit Code Parameter Setup Security Commands Security Disable Password Security Erase Prepare Security Erase Unit Security Freeze Lock Security Set Password Security Unlock Protected Area Commands Read Max Address Read Native Max Address EXT Set Max Address Set Max Address EXT Set Max Set Password...
7.5. Command Descriptions 7.5.1. Check Power Mode [98h, E5h] Task File Register Command 98h or E5h LBA High LBA Mid LBA Low Device/Head Sector Count Features This command posts the power mode of the device. If the device is in, going into, or recovering from the Standby Mode, the device sets BSY bit and set the Sector Count Register to 00h.
Page 56
Table 7.5 DEVICE CONFIGURATION IDENTIFY Data Structure Word Description Value (HEX.) Data Structure Revision 0002h Multiword DMA modes supported 0007h bit 15 - 3 0 = Reserved bit 2 1 = Multiword DMA mode 2 and below are supported bit 1 1 = Multiword DMA mode 1 and below are supported bit 0 1 = Multiword DMA mode 0 is supported...
7.5.3. Device Configuration Freeze Lock [B1h, Sub 01h] Task File Register Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The DEVICE CONFIGURATION FREEZE LOCK command prevents accidental modification of the Device Configuration Overlay settings. After successful execution of a DEVICE CONFIGURATION FREEZE LOCK command, all DEVICE CONFIGURATION SET, DEVICE CONFIGURATION FREEZE LOCK, DEVICE CONFIGURATION IDENTIFY, and DEVICE CONFIGURATION RESTORE commands are aborted by the device.
7.5.5. Device Configuration Set [B1h, Sub 03h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The DEVICE CONFIGURATION SET command allows a device manufacturer or a personal computer system manufacturer to reduce the set of optional commands, modes, or feature sets supported by a device as indicated by a DEVICE CONFIGURATION IDENTIFY command.
Page 59
Table 7.6 DEVICE CONFIGURATION SET command Data Structure(Continued) Word Description Ultra DMA modes supported bit 15 - 6 0 = Reserved 1 = Ultra DMA mode 5 and below are supported bit 5 Bit 5 is cleared to select no support for Ultra DMA mode 5. This bit shall not be cleared if Ultra DMA mode 5 is currently selected.
Page 60
Table 7.6 DEVICE CONFIGURATION SET command Data Structure(Continued) Word Description Command Set / Feature Set Supported bit 15 - 13 0 = Reserved bit 12 1= SMART selective self-test supported Bit 12 is cleared to select no support for SMART selective self-test feature set bit 11 1 = Forced unit access feature set supported Bit 11 is cleared to select no support for Forced unit access feature set...
Page 61
Error Outputs: If DEVICE CONFIGURATION FREEZE LOCK is set or If any of the bit modification restrictions described are violated, the device returns command aborted. Registers LBA High Word Location Number LBA Mid Bit Location Number bit15 - 8 LBA Low Bit Location Number bit 7 - 0 Sector Count XX (Vendor Unique)
7.5.6. Execute Device Diagnostic [90h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features This command allows the device to perform a self-diagnostics. When Device 0 and Device 1 are connected in the daisy chain mode, this command is executed for both of the devices. When the device receives this command, it sets BSY=1 and executes the self-diagnostic operation.
7.5.7. Flush Cache [E7h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The FLUSH CACHE command is to check the device if write cache data were written on the disk or not. BSY is set until all write cache data are written on the disk or a write error is occurred. Maximum time to write the cache data on the disk is 30 seconds.
7.5.9. Format Track [50h] (Vendor Specific) Task File Registers Command LBA High Logical cylinder number bit 15 - 8 LBA Mid Logical cylinder Number bit 7 - 0 LBA Low Device/Head DRV Logical head Number Sector Count Features The FORMAT TRACK command formats a single track on the device. Each good sector of data on the track will be initialized to zero with the write operation.
Page 65
Table 7.8 IDENTIFY DEVICE information Word Description Value (HEX.) General configuration 0040h bit 15 1 = ATAPI Device, 0 = ATA Device bit 14 - 8 0 = Retired bit 7 1 = Removable Media, 0 = Fixed Media Device bit 6 1 = Fixed Device bit 5 - 3...
Page 66
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) Capabilities 4000h bit 15 0 (fixed) bit 14 1 (fixed) bit 13 - 1 0 = Reserved bit 0 1 = minimum value of standby timer is device specific Bit 15 - 8 PIO data transfer cycle timing mode 0200h Bit 7 - 0...
Page 67
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) ATA Interface Major Version Number 0078h Bit 15 - 8 0 = Reserved bit 7 1 = Supports ATA-7 bit 6 1 = Supports ATA-6 bit 5 1 = Supports ATA-5 bit 4 1 = Supports ATA-4 bit 3...
Page 68
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) Command set/feature supported extension 60E3h bit 15 0 (fixed) bit 14 1 (fixed) bit 13 1 = UNLOAD IMMEDIATE command supported bit 12 0 = Reserved bit 11 0 = Reserved bit 10 1 = WRITE STREAM URG bit supported bit 9...
Page 69
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) Command set/feature enabled 3C08h bit 15 –14 0 = Reserved bit 13 1 = Flush cache EXT command supported bit 12 1 = Flush Cache command supported bit 11 1 = Device Configuration Overlay supported bit 10 1 = 48-bit Address features set supported bit 9...
Page 70
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) Time required for security erase unit completion 00XXh Word 89 specifies the time required for the SECURITY ERASE UNIT command to completion. If word 90 is 0000h, the time is not specified. SECURITY ERASE UNIT completion time = value x 2[minutes] Time required for enhanced security erase unit completion 00XXh...
Page 71
Table 7.8 IDENTIFY DEVICE information(Continued) Word Description Value (HEX.) 94 - 99 Reserved 0000h 100 - 103 Maximum user LBA for 48-bit addressing feature set Table 7.9 104 - 126 Reserved 0000h Removable Media Status Notification feature set support 0000h bit 15 –...
7.5.11. Idle [97h, E3h] Task File Registers Command 97h or E3h LBA High LBA Mid LBA Low Device/Head Sector Count Standby Timer Value Features The IDLE command causes the device to enter to the Active Idle Mode. The Sector Count Register sets the standby timer value.
7.5.13. Initialize Device Parameters [91h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head number of heads minus 1 per cylinder Sector Count Number of sectors per track Features These parameters allow the host to set the number of sectors per track and the number of heads per cylinder.
7.5.15. Read DMA [C8h, C9h] Task File Registers Command C8h or C9h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
Page 79
Table 7.13 Extended Comprehensive SMART Error Log Sector Byte Description First SMART error log version '01h' . Sector Reserved 2 - 3 Error log index Indicates the error log data structure representing the most recent error 4 - 127 1st Extended error log data structure 2nd Extended error log data structure 128 - 251 3rd Extended error log data structure...
Page 80
(2) Command Data Structure The fifth command data structure contains the command or reset for which the error is being reported. The fourth command data structure contains the command or reset that preceded the command or reset for which the error is being reported, the third command data structure contains the command or reset preceding the one in the fourth command data structure, etc.
Page 81
7.5.17.3. Extended SMART Self-test Log [Log Sector Address = 07h] The results of SMART short self-test routine, extended self-test routine and SMART selective self-test routine are gathered in Extended SMART self-test log. This log is viewed as a circular buffer. All unused self- test descriptors are filled with zeros.
Page 82
7.5.17.4. SMART Selective Self-test Log [Log Sector Address = 09h] See 7.5.49.5 SMART Selective self-test Log [Log Sector Address = 09h] 7.5.17.5. Delayed LBA Log [Log Sector Address = 23h] The Delayed LBA Log contains all sector addresses which have been moved from their normal physical location using auto-reallocation feature set.
7.5.18. Read Long [22h, 23h] Task File Registers Command 22h or 23h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
7.5.19. Read Multiple [C4h] Task File Registers Command LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
7.5.21. Read Max Address Command [F8h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The READ NATIVE MAX command returns the native maximum 28-bit LBA or cylinders of the device which is not affect by SET MAX ADDRESS command or SET MAX ADDRESS EXT command. The data returned in the command block registers is the maximum device size as shown in the following tables.
7.5.22. Read Max Address EXT Command [27h] Task File Register Command Feature Previous setting Current setting LBA High Previous setting Current setting LBA Mid Previous setting Current setting LBA Low Previous setting Current setting Sector Count Previous setting Current setting Device The READ NATIVE MAX EXT command returns the native maximum 48-bit LBA of the device which is not affect by SET MAX ADDRESS EXT command or SET MAX ADDRESS EXT command.
7.5.23. Read Sectors [20h, 21h] Task File Registers Command 20h or 21h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
7.5.25. Read Verify [40h, 41h] Task File Registers Command 40h or 41h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
7.5.27. Recalibrate [1Xh] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The RECALIBRATE command performs no operation. Upon receipt of the command, the device clears BSY and generates an interrupt. 7.5.28. Security Disable Password [F6h] Task File Registers Command LBA High...
7.5.29. Security Erase Prepare [F3h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command is to prevent accidental erasure of the device.
The SECURITY ERASE UNIT command erases all user data. The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior SECURITY ERASE PREPARE command, the device aborts the SECURITY ERASE UNIT command This command disables the device lock function, however, the master password is still stored internally within the device and may be reactivated later when a new user password is set.
7.5.32. Security Set Password [F1h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SECURITY SET PASSWORD command requests a transfer of a single sector of data from the host. The following table defines the content of this sector of information. The data transferred controls the function of this command.
7.5.33. Security Unlock [F2h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SECURITY UNLOCK command requests a transfer of a single sector of data from the host. The following table defines the content of this sector of information. Table 7.24 Password Data Format Word Contents...
7.5.34. Seek [7Xh] Task File Registers Command LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number L = 1: 28-bit LBA address bit 7 - 0...
7.5.35. Set Features [EFh] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Refer to Table 7.25 Features Refer to Table 7.25 This command is used to specify the parameters shown in Table 7.25 and Table 7.26. Table 7.25 Set feature Register Definition Features Code *1 Description...
7.5.36. Set Max Address Command [F9h, Sub 00h] Task File Registers Command LBA High L = 0: Maximum Cylinder bit 15 - 8 L = 1: Maximum LBA bit 23 - 16 LBA Mid L = 0: Maximum Cylinder bit 7 - 0 L = 1: Maximum LBA bit 15 - 8 LBA Low L = 0: Unused...
Page 99
After a successful command completion, IDENTIFY DEVICE response Word 60-61 and Word 100-103 reflect the maximum address set with this command. The address returned in the command block registers is the maximum device size as shown in the following tables: Output Parameters to the device: Task File Registers LBA High...
7.5.37. Set Max Address EXT Command [37h] Task File Register Command Feature Previous setting Current setting Maximum LBA bit 47 - 40 LBA High Previous setting Maximum LBA bit 23 - 16 Current setting Maximum LBA bit 39 - 32 LBA Mid Previous setting Maximum LBA bit 15 - 8...
After a successful command completion, IDENTIFY DEVICE response Word 60-61 and Word 100-103 reflect the maximum address set with this command. The address returned in the command block registers is the maximum device size as shown in the following tables: Output Parameters to the device: Task File Register LBA High...
7.5.39. Set Max Lock Command [F9h, Sub 02h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SET MAX LOCK command sets the device into Set Max Locked state. After this command is completed any other SET MAX commands except SET MAX UNLOCK command and SET MAX FREEZE LOCK command are rejected.
This command shall not be immediately preceded by a READ MAX ADDRESS command. If this command is immediately preceded by a READ MAX ADDRESS command, it is interpreted as a SET MAX ADDRESS command. If the device is in the Set Max Locked or Set Max Frozen state, the device returns command aborted.
7.5.42. Set Multiple Mode [C6h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Sector per block Features The SET MULTIPLE MODE command allows the device to specify the number of sectors per block to perform READ MULTIPLE and WRITE MULTIPLE command operations. The Sector Count Register is loaded with the number of sectors per block.
7.5.44. SMART Disable Operations [B0h, Sub D9h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SMART DISABLE OPERATIONS command disables all SMART capabilities within the device including any and all timer functions related exclusively to this feature. After receipt of this command the device will disable all SMART operations.
7.5.45. SMART Enable/Disable Automatic Off-line [B0h, Sub DBh] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count 00h: Disable, F8h: Enable Features SMART ENABLE / DISABLE AUTOMATIC OFF-LINE command enables and disables the Automatic Off-line feature. if Automatic Off-line is enabled, the device automatically correct attribute data in an off-line mode periodically and save the attribute data on the disk.
7.5.46. SMART Enable/Disable Attribute AUTOSAVE [B0h, Sub D2h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count 00h: Disable, F1h: Enable Features The SMART ENABLE/DISABLE ATTRIBUTE AUTOSAVE command enables and disables the attribute auto save feature of the device. The state of the attribute auto save feature (either enable or disable) will be preserved by the device across power cycles.
7.5.47. SMART Enable Operations [B0h, Sub D8h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SMART ENABLE OPERATIONS command enables access to all SMART capabilities within the device. Prior to receipt of this command attribute values are neither monitored nor saved by the device. The device will preserve the state of SMART (either enabled or disabled) across power cycles.
7.5.48. SMART Execute Off-line Immediate [B0h, Sub D4h] Task File Registers Command LBA High LBA Mid LBA Low Sub command specific Device/Head Sector Count Features The SMART EXECUTE OFF-LINE IMMEDIATE command causes the device to immediately initiate the optional set of off-line data collection activities that collect attribute data in an off-line mode and then save this data to the device, or execute a self-diagnostic test routine in either captive or off-line mode.
Page 110
7.5.48.1. Off-line mode The following describes the protocol for executing a SMART EXECUTE OFF-LINE IMMEDIATE sub command routine (including a self-test routine) in the off-line mode. a) The device executes command completion before executing the subcommand routine. b) After clearing BSY to zero and setting DRDY to one after receiving the command, the device does not set BSY nor clears DRDY during execution of the subcommand routine.
Page 111
7.5.48.2. Captive mode When executing a self-test in captive mode, the device sets BSY to one and executes the self-test routine after receipt of the command. At the end of the routine the device places the results of this routine in the Self-test execution status byte and executes command completion.
7.5.49. SMART Read Log Sector [B0h, Sub D5h] Task File Registers Command LBA High LBA Mid LBA Low Log Address Device/Head Sector Count Number of sector to be read Features The SMART READ LOG SECTOR command returns the indicated log to the host. LBA Low (Sector number) Register indicates the log to be returned as described in Table 7.11.
Page 113
7.5.49.1. SMART Log Directory [Log Sector Address = 00h] The SMART Log Directory is reported size of each log sector address. The following table defines 512 bytes that make up the SMART Log Directory. The value of the SMART Logging Version word is 01h. Table 7.29 SMART Log Directory Byte Description...
Page 114
(1) Error log data structure An error log data structure is presented for each of the last five errors reported by the device. These error log data structure entries are viewed as a circular buffer. That is, the first error creates the first error log data structure;...
Page 115
(3) Error data structure The error data structure contains the error description of the command for which an error was reported as described in following. Table 7.33 Error Data Structure Byte Description Reserved Content of the Error register after command completion occurred. Content of the Sector Count Register after command completion occurred.
Page 116
7.5.49.3. Comprehensive SMART Error Log [Log Sector Address = 02h] The last 255 errors that device reported are gathered in comprehensive SMART error log. Only 28-bit error entries contain in Comprehensive SMART error log. Following table defines the format of each of the sectors that comprise the comprehensive SMART error log.
Page 117
7.5.49.4. SMART Self-test Log [Log Sector Address = 06h] The last twenty-first results of SMART short self-test routine, extended self-test routine and SMART selective self-test routine are gathered in SMART self-test log. Only 28-bit entries contain in the SMART self-test log. Following Table defines the 512 bytes that make up the SMART self-test log.
Page 118
7.5.49.5. SMART Selective self-test Log [Log Sector Address = 09h] The SMART Selective self-test log is a log that may be both written and read by the host. This log allows the host to select the parameters for the self-test and to monitor the progress of the self-test. Following table defines the content of the selective self-test log.
7.5.50. SMART Return Status [B0h, Sub DAh] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The SMART RETURN STATUS command is used to communicate the reliability status of the device to the host at the host’s request. Upon receipt of this command the device sets BSY, saves any updated attribute values to non-volatile memory, and compares the updated attribute values to the attribute thresholds.
7.5.52. SMART Write Log Sector [B0h, Sub D6h] Task File Registers Command LBA High LBA Mid LBA Low Log Address Device/Head Sector Count Number of sector to be written Features The SMART WRITE LOG SECTOR Command writes an indicated number of 512 byte data sector to the indicated log sector.
7.5.54. Standby Immediate [94h, E0h] Task File Registers Command 94h or E0h LBA High LBA Mid LBA Low Device/Head Sector Count Features The STANDBY IMMEDIATE command causes the device to be spun down and enter the Standby Mode. The device returns an interrupt before it has complete transition to the Standby Mode. K6610170 Rev.2 Dec 22, 2004...
7.5.55. Write Buffer [E8h] Task File Registers Command LBA High LBA Mid LBA Low Device/Head Sector Count Features The WRITE BUFFER command allows the host to write 512 bytes of data to the sector buffer of the device. When the WRITE BUFFER command and the READ BUFFER command are issued consecutively, the same data is read.
7.5.60. Write Long [32h, 33h] Task File Registers Command 32h or 33h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
The WRITE MULTIPLE command is similar to the WRITE SECTORS command, except interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by the SET MULTIPLE MODE command. The number of sectors defined by the SET MULTIPLE MODE command is transferred without intervening interrupts.
evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The Partial block transfer shall be for n sectors, where n = residue of {Sector Count / (Sector Count per Block)} Disk errors encountered during WRITE MULTIPLE EXT commands are posted after the attempted disk write of the block or partial block transferred.
7.5.64. Write Sectors [30h, 31h] Task File Registers Command 30h or 31h LBA High L = 0: Cylinder number bit 15 - 8 L = 1: 28-bit LBA address bit 23 - 16 LBA Mid L = 0: Cylinder number bit 7 - 0 L = 1: 28-bit LBA address bit 15 - 8 LBA Low L = 0: Sector number...
8.0 Interface Signal Timing 8.1. Data Transfer Timing Figures 8-1, 8-2, and 8-3 show the timing for asserting interface signals for transferring 16-bit and 8-bit data. Figure 8.1 PIO Data Transfer Timing (Mode 4) Addr Valid *1 DIOR-/DIOW- Write Data Valid *2 Read Data Valid *2 *1 Device Address consists of signals CS0-, CS1-, and DA2-0 *2 Data consists of DD0-15(16 bit) or DD0-7(8 bit)
Page 131
Figure 8.2 IORDY Timing Read Data Valid DIOR-/DIOW- IORDY SYMBOL Description MIN(ns) MAX(ns) IORDY Setup Time IORDY Pulse Width 1250 Read Data Valid to IORDY active IORDY assertion to release K6610170 Rev.2 Dec 22, 2004 - 131 -...
Page 132
Figure 8.3 Multi-word DMA Data Transfer Timing (Mode 2) CS0-/CS1- DMARQ DMACK- DIOR-/DIOW- Write Data Valid *3 Read Data Valid *3 *3 Data Consists DD(15:0) SYMBOL Description MIN(ns) MAX(ns) Cycle Time DIOR- /DIOW- Pulse Width DIOR- Data Access DIOR- Data Hold DIOR- Data Setup DIOW- Data Setup DIOW- Data Hold...
8.2. Ultra DMA Data Transfer Timing Figure 8.4 Initiating an Ultra DMA Read D M AR Q (device) D M AC K- (host) AC K EN V ST O P (host) AC K EN V H DM ARD Y- (host) ZIO R D Y D ST RO BE (device)
Page 134
Figure 8.5 Sustained Ultra DMA Read Data 2CYC 2CYC DSTROBE at device DVHIC DVHIC DVSIC DVSIC DVHIC DD(15:0) at device DSTROBE at host DSIC DHIC DHIC DHIC DSIC DD(15:0) at host Note: DD(15:0) and DSTROBE signals are shown at both the host and the device to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the host until some time after they are driven by the device.
Page 135
Figure 8.6 Host pausing an Ultra DMA Read DMARQ (device) DMACK- (host) STOP (host) HDMARDY- (host) DSTROBE (device) DD(15:0) (device) Note: The host asserts STOP to request termination of the Ultra DMA burst no sooner than t after HDMARDY- is negated. Mode 0(ns) Mode 1(ns) Mode 2(ns) Mode3(ns) Mode4(ns) Mode5(ns) Description...
Page 136
Figure 8.7 Device termination an Ultra DMA Read DMARQ (device) DMACK- (host) STOP (host) HDMARDY- (host) IORDYZ DSTROBE (device) DD(15:0) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.
Page 137
Figure 8.8 Host terminating an Ultra DMA Read D M A R Q (d evice) M LI D M A C K - Z A H (h ost) A C K S T O P (h ost) A C K H D M A R D Y- (h ost) R F S...
Page 138
Figure 8.9 Initiating an Ultra DMA Write DMARQ (device) DMACK- (host) STOP (host) ZIORDY DDMARDY- (device) HSTROBE (host) DZFS DD(15:0) (host) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are not in effect until DMARQ and DMACK are asserted.
Page 139
Figure 8.10 Sustained Ultra DMA Write Data 2CYC 2CYC HSTROBE at host DVHIC DVHIC DVHIC DVSIC DVSIC DD(15:0) at host HSTROBE at device DSIC DSIC DHIC DHIC DHIC DD(15:0) at device Note: DD(15:0) and HSTROBE signals are shown at both the device and the host to emphasize that cable settling time as well as cable propagation delay shall not allow the data signals to be considered stable at the device until some time after they are driven by the host.
Page 140
Figure 8.11 Device pausing an Ultra DMA Write DMARQ (device) DMACK- (host) STOP (host) DDMARDY- (device) HSTROBE (host) DD(15:0) (host) Note: The device negates DMARQ to request termination of the Ultra DMA burst no sooner than t after DDMARDY- is negated. Mode 0(ns) Mode 1(ns) Mode 2(ns) Mode 3(ns) Mode 4(ns) Mde5(ns) Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX...
Page 141
Figure 8.12 Host terminating an Ultra DMA Write DMARQ (device) DMACK- (host) STOP (host) IORDYZ DDMARDY- (device) HSTROBE (host) DD(15:0) (host) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.
Page 142
Figure 8.13 Device terminating an Ultra DMA Write DMARQ (device) DMACK- (host) STOP (host) IORDYZ DDMARDY- (device) HSTROBE (host) DD(15:0) (host) DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated.
8.3. Power On and Hardware Reset Timing Figure 8.14 Power on and Hardware Reset Timing RESET- BSY bit DRDY PDIAG- Device 0 (Master) (out) DASP- (out) DASP- (in) BSY bit DRDY Device 1 (Slave) PDIAG- (out) DASP- (out) SYMBOL Description Units µ...
Page 144
< Glossary > AT Attachment ABRT Aborted Command AMNF AM Not Found Advanced Power Management BIOS Basic Input-Output System Bit Per Inch Busy Constant Density Recording Cylinder Head Sector CORR Corrected Data Cyclic Redundancy Check Contact Start/Stop Cylinder Direct Memory Accessing Drive DRDY Drive Ready...
Page 145
<Reference> Factory Packaging The structure of the factory packaging is described in this reference. (1) Packaging Components Name Materials Quantity Package box Card box HDD Cushion Card Board Upper Cushion Card Board Side Cushion . Card Board Desiccant Silica gel Vinyl Package ESD protective bags (2) Standard Identification Label...