Download Print this page

HP StorageWorks 2/64 - Core Switch Manual page 5

Master glossary
Hide thumbs Also See for StorageWorks 2/64 - Core Switch:

Advertisement

BER
Bit error rate. The rate at which bits are expected to be received in error.
Expressed as the ratio of error bits to total bits transmitted.
See also error.
BISR
Built-in self-repair.
BIST
Built-in self-test.
bit synchroniza-
The condition in which a receiver is delivering retimed serial data at the
tion
required bit error rate.
blind-mate con-
A two-way connector used in some HP StorageWorks switches to provide a
nector
connection between the motherboard and the power supply.
block
As it applies to Fibre Channel technology, upper-level application data that
is transferred in a single sequence.
boot code
Software that initializes the system environment during the early phase of the
boot-up process. For example, boot code might determine the amount of
available memory and how to access it.
boot flash
Flash (temporary) memory that stores the boot code.
bport
Back-end port of the ASIC.
broadcast
The transmission of data from a single source to all devices in the fabric,
regardless of zoning.
See also
buffer-to-buffer
Management of the frame transmission rate in either a point-to-point topology or
flow control
in an arbitrated loop.
See also BB_Credit.
bypass circuitry
Circuits that automatically remove a device from the data path when valid
signals are dropped.
CA
Certificate authority. A trusted organization that issues digital certificates.
See also
CAM
Content-addressable memory. A memory chip in which each bit position can be
compared. In regular dynamic RAM (DRAM) and static RAM (SRAM) chips,
the contents are addressed by bit location and then transferred to the CPU for
comparison. In CAM chips, the content is compared in each bit cell, allowing
for very fast table lookups. Since the entire chip is compared, the data content
can often be stored randomly without regard to an addressing scheme, which
would otherwise be required. CAM chips are considerably smaller in storage
capacity than regular memory chips. Also called associative storage.
CAN
Campus area network. A network comprising a limited area but not just one
building.
See also LAN, MAN, and WAN.
cascade
Two or more interconnected Fibre Channel switches. HP StorageWorks 1 GB
and greater switches can be cascaded up to 239 switches, with a recommended
maximum of seven interswitch links (no path longer than eight switches).
See also
CDR
Clock and data recovery circuitry.
CE
Conformité Européenne (European Conformity). A conformity marking for
products that satisfy the essential requirements and safety regulations for the
European Economic Area. It is a mandatory safety marking for the European
market.
CFG
See configuration.
multicast
and unicast.
digital
certificate.
fabric
and ISL.
Fabric OS 5.x master glossary
5

Advertisement

loading

This manual is also suitable for:

Storageworks fabric os 5.x