JVC KT-DB1000 Service Manual page 9

Pin No. Symbol
52 DDOWMSC
53 LVDD1
54 VSS3
55~60 DDOMNO0~DDOMNO5
61 DDOWFIC
62 VDD1
63 VSS4
64 NIRQ
65 MPUTX
66 MPURX
67 MPUCLK
68 NMPUEN
69 MPUMOD
70 MDSPMO0
71 MDSPMO1
72 MVDD0
73 MVSS0
74 MDSPMO2
75 MDSPMO3
76~79 SDSPMO0~SDSPMO3
80 MVDD1
81 MVSS1
82 VSS5
83 LON
84 VDD2
85 VDD3
86 VOUT0
87 VOUT1
88 NRST
89 MCLKEN
90 MCLK24
91 MCLKO
92 PWMVCXO
93 LVDD2
94 VSS6
95~100 TEST0~TEST5
I/O
O Direct data output MSC window output terminal.
- Internal digital VDD terminal.
- Digital VSS terminal.
O DIrect data output MSC sub channel ID output terminal.
O Direct data output FIC window output terminal.
- External digital VDD terminal.
- Digital VSS terminal.
O Interllupt request output terminal.
O MPU interface serial data output terminal.
I MPU interface serial data input terminal.
I MPU interface serial clock input terminal.
I MPU interface chip enable input terminal.
I MPU interface mode signal input terminal.
O MDSP status monitor output 0 terminal.
O MDSP status monitor output 1 terminal.
- DRAM VDD terminal.
- DRAM VSS terminal.
O MDSP status monitor output 2 terminal.
O MDSP status monitor output 3 terminal.
O SDSP status monitor output terminal.
- DRAM VDD terminal.
- DRAM VSS terminal.
- Digital VSS terminal.
- Internal onchip power switch input terminal.
- External digital VDD terminal.
- External digital VDD terminal.
- Onchip power supply output terminal.
- Onchip power supply output terminal.
I Master reset input terminal.
I Master clock enable input terminal.
I Mster clock input terminal.(24.576 MHz)
O Master clock oscillation output terminal.
O PWM output terminal for mastewr clock VCXO.
- Internal digital VDD terminal.
- Digital VSS terminal.
I Test mode setting terminal.
Function
KT-DB1000
9