Table of Contents
Advertisement
XL-DV60
IC701 RH-iXA009SJZZ: System Microcomputer (IXA009SJ)
Pin No.
Port Name
Input/Output
14,89
VSS1,VSS2
17,90,
VDD1,VDD2,
46,72
VDD3,VDD4
51
FIX0
85,86,87,
PORT0 P00 to
88,91,92,
P07
93*,94
1,2,95,96,
PORT1 P10 to
97,98,99,
P17
100*
3*,4*,5*,6,
PORT3 P30 to
7,8,9*,10*
P37
26,27,
PORT7 P70 to
28*,29
P73
18,19,20,
PORT8 P80 to
21*,22*,
P87
23,24,25
30,31,32,
S0/T0 to S8/
33,34,35,
T8
36,37,38
-
•
Power supply (-)
-
•
Power supply (+)
-
•
Test Pin
Set as VSS with the user's option. (Note1)
I/O
•
8bit input/output port
•
data direction programmable in nibble units
•
Use of pull-up resistor can be specified in nibble units
•
Input for HOLD release
•
Input for port 0 interrupt
•
14V withstand at N-channel open drain output
I/O
•
8bit input/output port
•
data direction programmable for each bit
•
Use of pull-up resistor can be specified for each bit
•
Other pin functions
P10: SIO0 data output
P11: SIO0 data input / bus input / output
P12: SIO0 clock input / output
P13: SIO1 data output
P14: SIO1 data input / bus input / output
P15: SIO1 clock input / output
P16: Timer 1 PWML output
P17: Timer 1 PWMH output / Buzzer output
I/O
•
8bit Input/output port
•
Data direction can be specified for each bit
•
Use of pull-up resistor can be specified for each bit
•
14V withstand at N-channel open drain output
•
Other functions:
P30-P33:
INT4 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer
0H capture input
P34- 37:
INT5 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer
0H capture input
•
The following types of interrupt detection are possible:
INT4
INT5
I/O
•
4bit input/output port
•
Data direction can be specified for each bit
•
Use of pull-up resistor can be specified for each bit
•
Other functions
P70:
INT0 input / HOLD release input / Timer0L capture input / Output for watchdog timer
P71
INT1 input / HOLD release input / Timer0H capture input
P72:
INT2 input / HOLD release input / Timer 0 event input / Timer0L capture input / High
speed clock counter input
P73:
INT3 input(noise rejection filter attached input) / Timer 0 event input /Timer 0H capture
input
AD input port: AN8(P70), AN9(P71), AN12(P72), AN13(P73)
The following types of interrupt detection are possible:
INT0
INT1
INT2
INT3
I/O
•
8bit input/output port
•
Input/output can be specified in a bit unit
•
Other functions:
AD input port: AN0 to AN7
Weak signal detector input port: MICIN(P87)
O
•
Large current output for VFD display controller digit (can be used for segment)
Function
Rising
Falling
Rising/
Falling
Yes
Yes
Yes
Yes
Yes
Yes
Rising
Falling
Rising/
Falling
Yes
Yes
No
Yes
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
8 – 2
H level
L level
No
No
No
No
H level
L level
Yes
Yes
Yes
Yes
No
No
No
No
Advertisement
Chapters
Table of Contents
