Onkyo TX-RZ830 Service Manual page 85

11.2ch av receiver
Hide thumbs Also See for TX-RZ830:
Table of Contents

Advertisement

1
HDBT SECTION
BAHDM-2424(3/8)
E
Sil9630_TX0P
Sil9630_TX0N
Sil9630_TX1P
Sil9630_TX1N
Sil9630_TX2P
Sil9630_TX2N
Sil9630_TXCP
Sil9630_TXCN
D
HDMII_CEC
Sil9630_TXDSCL
Sil9630_TXDSDA
HDMII_RPWR5V
VS2_HPD
+3.3V
D9606
CRS09(TE85L_Q)
C
B
A
1
2
HDMI
VS2000TX
100ohm diff
Q9610
C
Sil9630_TX0P
W19
HDMII_TMDSDATAp[2]
Sil9630_TX0N
Y19
HDMII_TMDSDATAn[2]
Sil9630_TX1P
W17
HDMII_TMDSDATAp[1]
Sil9630_TX1N
Y17
HDMII_TMDSDATAn[1]
Sil9630_TX2P
W15
HDMII_TMDSDATAp[0]
Sil9630_TX2N
Y15
HDMII_TMDSDATAn[0]
Sil9630_TXCP
W13
HDMII_TMDSCLKP
Sil9630_TXCN
Y13
HDMII_TMDSCLKN
HDMII_CEC
U19
HDMII_CEC
Sil9630_TXDSCL
U16
HDMII_DDC_SCL
Sil9630_TXDSDA
U17
HDMII_DDC_SDA
HDMII_RPWR5V
R9684
U20
HDMII_5V
12k
VS2_HPD
R9452
U18
HDMII_HPD
47k
U15
HDMII_RREF
+5.0V
R9679
R9680
27k
0
+3.3V
R9687
12K
GNDDG
※チップタンタルCはニチコン品のみの使用とする
+1.8VVS2
+1.8VVS2
HDBT
VS2000TX
SIGN003122
Q9610
D
Y10
SRC_XFRMR_3N
HDSRCn[3]
W10
SRC_XFRMR_3P
HDSRCp[3]
Y9
SRC_XFRMR_2N
HDSRCn[2]
W9
SRC_XFRMR_2P
HDSRCp[2]
Y7
SRC_XFRMR_1N
HDSRCn[1]
W7
SRC_XFRMR_1p
HDSRCp[1]
Y6
SRC_XFRMR_0N
HDSRCn[0]
W6
SRC_XFRMR_0P
HDSRCp[0]
100ohm diff
V11
SIGN003125
HDSRC_REXT_H
R9688
R9689
2
3
IR_IN
IR_OUT
RS232RXD
R9754
RS232TXD
R9757
22
22
0:RS232C mode
1:update
RS_UDSEL
VS2_GPIO23
(RESETN)
C9639
+3.3V
104K
16V
1
5
NC
VCC
R9760
2
IN
(INT)
VS2_GPIO22
22
3
4
GND
OUT
Q9609
TC7SET04FU(TE85L_F)
GNDDG
R9700
22
PMS_TX
PMS_RX
F_+-1%
Q9611
D9607
H7019FNLT
AOZ8804ADI
1
MCT1 24
TCT1
2
MX1+ 23
1
CH1
NC4 10
TD1+
3
MX1- 22
2
CH2
NC3 9
TD1-
3
VN1
VN2 8
4
MCT2 21
4
CH3
NC2 7
TCT2
5
MX2+ 20
5
CH4
NC1 6
TD2+
6
MX2- 19
TD2-
7
MCT3 18
TCT3
8
MX3+ 17
TD3+
9
MX3- 16
1
CH1
NC4 10
TD3-
2
CH2
NC3 9
10
MCT4 15
3
VN1
VN2 8
TCT4
11
MX4+ 14
4
CH3
NC2 7
TD4+
12
MX4- 13
5
CH4
NC1 6
TD4-
D9608
AOZ8804ADI
4.7k
F_+-1%
120k
4.53KF
GNDDG
4.523K(0.15%)
GNDDG
GND_CHASSIS
GNDDG
GND_CHASSIS
3
4
5
+3.3V
R9714
22
104K C9693
R9756
Q9612
22
16
0Y 1
R9715
22
VCC
15
2Y 2
2X
14
Y_COM 3
1X
13
3Y 4
X_COM
12
1Y 5
R9716
22
0X
11
INH 6
3X
10
Vee 7
A
9
GND 8
R9717
22
B
+3.3V
TC74HC4052AFT
ST10
R9712
1k
R9713 10k
R9699
RS_UDSEL
GNDDG
GNDDG
NC
+3.3V
SML-512MWT86Q
R9718
22
R9708
D9613
1k
HDMI_HDCP
R9709
LED Delete forward PP
D9614
1k
LINK_HDBT
R9710
D9615
1k
FW
R9720
0
R9751 10k
RIF_UART_IN
104K C9694
R9721
22
RIF_UART_OUT
R9722
22
Q9613
16
0Y 1
R9723 10k
VCC
15
2Y 2
R9724 10k
2X
14
Y_COM 3
1X
13
3Y 4
X_COM
12
1Y 5
0X
GNDDG
11
INH 6
3X
10
Vee 7
A
9
GND 8
B
0:RIF mode
TC74HC4052AFT
1:DBG port case
DBG_PORT_RIF_UART_SEL
GNDDG
CTA
(VOUT+)
CTA
CTB
PART-14
(VOUT-)
CTB
BAHDM-2424(3/3)
CTC
(VOUT+)
CTC
CTD
(VOUT-)
CTD
HDBaseT OUT
100ohm diff
IMSA-6802-01Y901_1608SIZE
10
8
HDBT_N3
7
8
HDBT_P3
D9609
7
6
5
6
4
5
HDBT_N2
3
4
HDBT_P2
D9610
2
3
2
1
1
HDBT_N1
9
HDBT_P1
D9611
HDBT_N0
HDBT_P0
D9612
C9689,C9691,C9692,C9695:
GRM21BR72E103KW03L
C9685,C9690:
4
5
6
Schematic Diagrams
I/Os
VS2000TX
Q9610
I
F20
MSIO_DIN[5]/SPDIF_IN/GPIO[9]
IPU
E20
MSIO_DIN[4]/I2S_BCLK_IN/GPIO[8]
IPU
E19
IPU
MSIO_DIN[3]/CIR_IN/GPIO[7]
E18
IPU
MSIO_DIN[2]/I2S_WCLK_IN/GPIO[6]
E17
IPU
MSIO_DIN[1]/I2S_DIN/GPIO[5]
D20
MSIO_DIN[0]/UART_IN/GPIO[4]
IPU
G19
MSIO_DOUT[5]/SPDIF_OUT/GPIO[15]
IPU
G18
MSIO_DOUT[4]/I2S_BCLK_OUT/GPIO[14]
IPU
G17
MSIO_DOUT[3]/CIR_OUT/GPIO[13]
IPU
F17
MSIO_DOUT[2]/I2S_WCLK_OUT/GPIO[12]
IPU
F18
MSIO_DOUT[1]/I2S_DOUT/GPIO[11]
IPU
F19
MSIO_DOUT[0]/UART_OUT/GPIO[10]
IPU
G20
MSIO_CLKOUT_ST10
L20
GPIO[31]/MSIO_DI[5]
IPU
L19
GPIO[30]/MSIO_DI[4]
IPU
L18
IPU
GPIO[29]/MSIO_DI[3]
L17
GPIO[28]/MSIO_DI[2]
IPU
K20
IPU
GPIO[27]/MSIO_DI[1]
K19
GPIO[26]/MSIO_DI[0]
IPU
K18
IPU
GPIO[25]/MSIO_DO[5]
K17
GPIO[24]/MSIO_DO[4]
IPU
J20
GPIO[23]/MSIO_DO[3]
IPU
J19
GPIO[22]/MSIO_DO[2]
IPU
J18
GPIO[21]/MSIO_DO[1]
IPU
J17
IPU
GPIO[20]/MSIO_DO[0]
H20
GPIO[19]
IPU
H19
IPU
GPIO[18]
H18
GPIO[17]
IPU
H17
GPIO[16]
IPU
GPIO 17 - JTAG connector
0 . not connectedDefault)
1 . connected
GPIO16 - Check JTAG connection:
0 . OFF (Default)
1 . ON
GNDDG
GNDPOH
DRX-4.2/5.2,DRX-7.1/R1.1,DRC-R1.1
6
E
D
C
B
A

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents