Panasonic TDA-600 Service Manual page 75

Hybrid ip-pbx
Table of Contents

Advertisement

Pin No.
Pin Name
151
MD2/RXD2
152
nIRL0
153
nIRL1
154
nIRL2
155
nIRL3
156
NMI
157
XTAL2
158
EXTAL2
159
VSS-RTC
160
VDD-RTC
161
CA
162
VSS9
163
VDDQ16
164
nCTS2
165
TCLK
166
MD8/nRTS2
167
MD7/TXP
168
SCK2/nMRRESET
169
VDD7
170
VSS7
171
A18
172
A19
173
A20
174
A21
175
A22
176
A23
177
VDDQ14
178
VSSQ14
179
A24
180
A25
181
MD3/nCE2A
182
MD4/nCE2B
183
MD5/nRAS2
184
DACK0
185
DACK1
186
A0
187
VDDQ15
188
VSSQ15
189
A1
190
STATUS0
191
STATUS1
192
MD6/nIOISI6
193
nASEBRK/BRKACK
194
TDO
195
VDD8
196
VSS8
197
TMS
198
TCK
199
TDI
200
nTRST
201
VDD-PLL2
202
VDD-PLL2
203
VDD-PLL1
204
VDD-PLL1
205
VDD-CPG
206
VSS-CPG
207
XTAL
208
EXTAL
I/O
I
CPU Mode Serial interface for RS232C Port
I
nIRQ_ASIC (Interrupt signal from ASIC)
I
nIRQ_USB (Interrupt signal from USB controller)
I
nIRQ_BUSM (Interrupt signal from BUS-M Card)
I
nDC_ALM (DC Alarm Interrupt signal)
I
Non Maskable Interrupt (Pull up) NOT USE
O
Clock oscillator terminal 2 for internal RTC module
I
External Clock oscillator terminal 2 for internal RTC module
Power supply for RTC(GND)
Power supply for RTC(3.3V)
I
Hardware standby (Pull up) NOT USE
Power supply for CORE(GND)
Power supply for IO(3.3V)
IO
SCIF Data flow control nCS2 for RS232C Port
IO
RTC clock output( for factory test use only)
I
CPU Mode Data flow control for RS232C Port
I
CPU Mode
I
SCIF clock (Pull up) NOT USE
Power supply for CORE(1.5V)
Power supply for CORE(GND)
O
Address Bus [18]
O
Address Bus [19]
O
Address Bus [20]
O
Address Bus [21]
O
Address Bus [22]
O
Address Bus [23]
Power supply for IO(3.3V)
Power supply for IO(GND)
O
Address Bus [24]
O
Address Bus [25]
I
CPU Mode
I
CPU Mode
I
CPU Mode
O
DMA Controller Bus acknowledge 0 for USB Controller
O
DMA Controller Bus acknowledge 1 for USB Controller
O
Address Bus [0]
Power supply for IO(3.3V)
Power supply for IO(GND)
O
Address Bus [1]
O
CPU Status (NC) NOT USE
O
CPU Status (NC) NOT USE
I
CPU Mode
IO
JTAG Break for debugger
O
JTAG Data out for debugger
Power supply for CORE(1.5V)
Power supply for CORE(GND)
I
JTAG Mode switch for debugger
I
JTAG clock for debugger
I
JTAG test data in port for debugger
I
JTAG reset for debugger
Power supply for Internal PLL2(3.3V)
Power supply for Internal PLL2(GND)
Power supply for Internal PLL1(3.3V)
Power supply for Internal PLL1(GND)
Power supply for CPG(3.3V)
Power supply for CPG(GND)
O
Clock oscillator terminal NC NOT USE
I
External Clock oscillator terminal 16.384MHz(System clock)
75
Description
KX-TDA600CE

Advertisement

Table of Contents
loading

This manual is also suitable for:

Kx-tda600ce

Table of Contents