Circuit Diagram - Epson S5U1C17564T2 Manual

Cmos 16-bit single chip ocontroller
Table of Contents

Advertisement

5
C40
10uF
HVDD
B
J1
1
HVDD
3
N.C.
5
N.C.
7
US_SDI0/P50
9
GND
C27
C31
11
AIN1/P01
13
GND
0.1uF
10uF
15
RFIN/611
17
SENA/611
19
N.C.
AVDD
21
#SPISS0/TOUT5/CAP5/P13
23
SDO0/P11
P31/#BFR/#ADRTIG
25
N.C.
27
N.C.
29
N.C.
31
GND
SDA1/REMI/P43
33
AVDD
SCL1/REMO/P44
35
GND
#BFR/#SPISS2/P25
37
SCLK1/SPICLK1/P16
39
GND
SOUT1/SDO1/P15
SDO2/P24(EXCL3)
C46
C45
10uF
0.1uF
FFC-40BMEP1B
AVDD2
C21
C20
0.1uF
4.7uF
LVDD2
C23
C22
0.1uF
4.7uF
HVDD2
A
C25
C24
0.1uF
4.7uF
5
4
HVDD
C26
0.1uF
C38
10uF
AVDD
HVDD2
LVDD2
AVDD2
C39
C13
C14
C15
0.1uF
0.1uF
0.1uF
0.1uF
2
HVDD
4
N.C.
6
1
N.C.
US_SDI0/P50
8
2
N.C.
SDI0/P10
10
3
GND
VSS
12
4
AIN0/P00
SDO0/P11
14
5
GND
SPICLK0/P12
16
6
REF/611
#SPISS0/TOUT5/CAP5/P13
18
7
SENB/611
LVDD
20
8
HVDD
22
9
SDI0/P10
SIN1/SDI1/P14
24
10
SPICLK0/P12
US_SDO0/P51
26
11
SIN1/SDI1/P14
SOUT1/SDO1/P15
28
12
SCLK1/SPICLK1/P16
30
13
SDA1/REMI/P43
32
14
SCL1/REMO/P44
34
15
US_SDO0/P51
SDO2/P24(EXCL3)
36
16
#BFR/#SPISS2/P25
38
40
GND
LVDD2
HVDD2
C12
C7
0.1uF
0.1uF
HVDD
C42
C29
0.1uF
10uF
4
3
LVDD2
C18
0.1uF
HVDD2
J2
C19
0.1uF
48
REGEN
47
VSS
46
VIN
45
VOUT
44
P23(EXCL2)/SDI2
43
P22(EXCL1)/FOUTB
42
P21/TOUT3/CAP3
41
P20/TOUT2/CAP2
U1
40
HVDD
39
OSC4
38
OSC3
S1C17564
37
VPP
36
OSC2
IC51-0644-807-6
35
OSC1
34
VSS
33
P55/US_SCK1
R12
33
3
2
#RESET
HVDD2
JP1
C6
1
2
.
.
FFC-2AMEP1B
1uF
HVDD2
JP2
1
.
2
..
3
...
WL-1 3P
LVDD2
C30
C16
X1
0.1uF
TH only
R1
HVDD2
1M
C17
FA-238V
40
C32
TH only
0.1uF
38
36
34
32
30
28
26
24
22
C1
R5
20
18
16
0
1pF
14
X2
12
R2
10
10M
8
MC-146
6
4
C2
2
1pF
HVDD
VPP
DCLK
DSIO
DST2
Title
Size
A3
Date:
2
1
C28
0.1uF
C41
10uF
J3
39
GND
GND
37
N.C.
N.C.
35
N.C.
N.C.
33
P23(EXCL2)/SDI2
N.C.
31
N.C.
N.C.
29
P22(EXCL1)/FOUTB
N.C.
27
N.C.
N.C.
25
COM1/611
SEG9/COM6/611
23
COM3/611
SEG11/COM4/611
21
COM5/611
COM2/611
19
N.C.
COM0/611
17
N.C.
N.C.
15
N.C.
N.C.
13
N.C.
N.C.
11
N.C.
N.C.
9
P21/TOUT3/CAP3
N.C.
7
N.C.
N.C.
5
P20/TOUT2/CAP2
N.C.
3
N.C.
N.C.
1
HVDD
HVDD
FFC-40BMEP1B
SVTmini17564 CPU Board
Document Number
SVTmini17564_CPUboard_sch
Thursday, April 15, 2010
Sheet
1
of
3
1
B
A
Rev
1.1

Advertisement

Table of Contents
loading

Table of Contents