Table of Contents
Advertisement
(~
•
•
\f
••
e
IBM_
i i
.
-. .
Figure 22
.
IB
M
1714 Sense
Switch Uni
t
T
h
e three sw itches o
n
the
righ
t are co nsi
d ered th
e
last gro up
. Each
time the Se nse Sw
itch
U
ni
t is
read
,
th
e last gro
u
p
must
be
read
in
ord
er to termi nate
th
e
in
terr upt sta tus of
th
e
uni
t.
In additi
o
n
to
th
e se nse sw
itches,
th
e lo
ll
ow ing
ele-
m
e nts are o
n
the Se nse
Switch
U
ni
t.
Execu te
B
u
tt
on
.
Depressio
n
a
nd
release of
thi
s
bu t-
to
n initi
ates a
n interrupt
if
th
e s loe Not Busy is
ON
;
if
it is
OFF,
thi
s butto
n ini
tiates a
n interru
pt as
soon
as
sloe
Not
Busy is turned o n. T
h
e
in ter
r
u
pt t urns o
n th
e
rela ted U
nit R esp
onse
indi
cator,
whi ch
sig na ls
th
e
program
tha
t
the sw
itch
es are
read
y to be
read
. T
h
e
unit m
ay also
b
e placed
in
respo nse sta tus
b
y a
p rogram
instruction ad
d ress ing the
fi
rst
(leftm
ost) gro
u
p of
three sw itches.
Execu
te
Ligh t. T
hi
s
ligh
t t urns o
n wh
e
n th
e Execute
butto
n
is p
ressed
a
nd
re
leased or wh en th
e first sw
itch
grou
p is
addressed b
y the
program
.
It rem
a ins o
n until
the
" las
t group
"
of
switches
h
as
been read
.
Switch
First
Second
Sw itch
G
rouping
Th ird
Bit DeSignations
Figu
re
23. Twe
lve
Sense
Switch
es
Fourth
sett
ings
must
no
t
be changed while this
light
is on.
Power On
/
Off Switch and
Ligh
t.
This sw
itch
is
used
to
co ntro
l
e lec
tri cal power
to
th
e
uni
t. T he
ligh
t serves
as a visua
l indi
catio
n th
a
t power
is o n.
IBM
J 7J 5
Digital Display Unit
The Digital
Display
Unit (Figure 24)
provid es
the
process
operator with four
dig its
of d
a ta
and
a
n
asso-
cia
ted sign
.
Each
d
igit
pos
iti
o
n
is
addressable
a
nd
re-
flects
the digit in the core storage
loca
tion
of the
P ad-
dress
of
a
W
rite Numerical
O utpu
t
Channel instruc-
ti on
.
The unit
requires
one address for each
of
the four
digits displayed.
T he
di
g its a
nd
sig
n
of
th
e
di sp
lay
unit GIn
be rea
d
by the
p
rocess operator at a
di
sta nce
of up
to 20 feet
in norm
a
l industri
a
l li
ghting.
Tab
le
2. Desig na tio ns of
Sen
se Swi tches
ON
Bits
Stored
Chaac ter
Switch(e
s)
On
I
I
3
2
2
2
2, I
3
2 and 3
4
4
I
4
, I
5
I and
3
4,
2
6
I
and 2
4
,
2,
I
7
I,
2,
and
3
JJ
Advertisement
Table of Contents
