YASKAWA ANTAIOS User Manual
YASKAWA ANTAIOS User Manual

YASKAWA ANTAIOS User Manual

Evaluation kit
Table of Contents

Advertisement

Quick Links

ANTAIOS
Evaluation Kit
User Guide
PAAE1000/1001 | Revision 1.03

Advertisement

Table of Contents
loading

Summary of Contents for YASKAWA ANTAIOS

  • Page 1 ANTAIOS Evaluation Kit User Guide PAAE1000/1001 | Revision 1.03...
  • Page 2 Copyright Copyright © YASKAWA Europe GmbH 2019. All Rights Reserved. Unless permission has been expressly granted, passing on this document or copying it, or using and sharing its content are not allowed. Offenders will be held liable. All rights re- served, in the event a patent is granted or a utility model or design is registered.
  • Page 3: Table Of Contents

    Table of Contents 1 Evaluation Kit Contents ..............6 2 Evaluation Board Overview ............7 3 Coreboard ..................9 Antaios ASIC (IC3) ....................9 DDR2 SDRAM (IC4) ....................9 JTAG Connector (X5) .................... 9 ETM Connector (X4).....................10 PortE - Debug Connector (X3) ................10 Test Pads ......................11...
  • Page 4 Extension PCB LP5483 ................23 Figure 5-5 Extension PCB LP5484 ................23 Figure 5-6 Extension PCB LP5485 ................24 Figure 5-7 Extension PCB LP5486 ................24 Figure 5-8 Debug PCB LP5966C ................25 PAAE1000/1001 Evaluation Kit Revision 1.03 4/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 5 Table 3-1 Coreboard test pads ..................11 Table 4-1 UART2 to connector configuration ............16 Table 4-2 Test pads mainboard ................17 Table 6-1 Order Information ..................26 Table 7-1 Revision history ..................27 PAAE1000/1001 Evaluation Kit Revision 1.03 5/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 6: Evaluation Kit Contents

    1x Evaluation board with extension PCBs 1x LP5483 (external GigaBit Phy) 1x LP5481 (technology IO) 1x Debug PCB LP5966 1x USB cable 2x Ribbon cable 1x DC connector PAAE1000/1001 Evaluation Kit Revision 1.03 6/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 7: Evaluation Board Overview

    The ANTAIOS evaluation board consists of two basic components: The “mainboard” with all external interfaces, switches, LEDs, jumpers and power supply powered by 24V DC The “coreboard” with the ANTAIOS ASIC itself, DDR2 Ram and JTAG/ETM interface Figure 2-1 Mainboard...
  • Page 8: Figure 2-2 Coreboard

    To ensure the mechanical connection the coreboard is additionally fixed with two screws. The functionality of the evaluation board can be extended by adding so called extension PCBs. See chapter “5 - Extension PCBs” for more details. PAAE1000/1001 Evaluation Kit Revision 1.03 8/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 9: Coreboard

    The JTAG connector is used for connecting an in circuit debugger like “Power Debug” from Lauterbach for on-chip debugging. The maximum JTAG frequency is 48MHz. Figure 3-1 JTAG connector X5 PAAE1000/1001 Evaluation Kit Revision 1.03 9/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 10: Etm Connector (X4)

    ETM connector X4 PortE - Debug Connector (X3) PortE of ANTAIOS can be used to extend the ETM trace width from 16 to 32 data lines. Additionally 16 real time GPIOs or debug signals for Profibus Master, ARAC and PPU tracing can be driven to X3 by configuring the PinController of ANTAIOS.
  • Page 11: Test Pads

    Coreboard Figure 3-3 PortE debug connector X3 Test Pads Table 3-1 Coreboard test pads Description TEST3 DDR_VREF PGOOD_VTT DDR_VTT TEST0 1V2 ANTAIOS 1V8 ANTAIOS 1V8 DDR RAM PAAE1000/1001 Evaluation Kit Revision 1.03 11/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 12: Mainboard

    Depending on the extension PCBs used the evaluation board requires between 70mA and 220mA. Boot source select (X19) ANTAIOS supports booting from QSPI flash, NAND flash, 16 bit parallel interface (AEI) and I²C EEPROM. The boot source can be selected by setting appropriate jumpers to connector X19:...
  • Page 13: Portb - Extension Pcb Connectors For Gigabit And External Mii (X16, X17, X18)

    PortB - Extension PCB connectors for Gigabit and external MII (X16, X17, X18) The shared interfaces of ANTAIOS like external MII and GMII are accessible through various extension PCBs connected to mictor connectors. Using only X16 the internal gigabit MAC can be operated in 10/100Mbit mode.
  • Page 14: Portc - Vpc, Uart, Can, Pbm And Gpio(X55, X56)

    5483A-V10. The TechIO functionality of PortB_v4 can be used by connecting the TechIO extension PCB LP5484 to X17 and X18. If the internal PHYs of ANTAIOS are not used up to three 10/100Mbit PHYs can be connected to X16, X17 and X18. The external PHY1 interrupt is connected to GPIO(6), external PHY2 interrupt is connected to GPIO(7).
  • Page 15: Portd - Asynchronous External Interface (Aei), Gpios, Uart And Techio

    PCBs for PortD available which allow the usage of the TechIO or GPIO/UART2 functionality of PortD. If no extension PCB is connected to X24 and X25 ANTAIOS can access an address range of up to 2Mbyte using the asynchronous external interface (AEI) and two chip selects CS0 and CS1.
  • Page 16: Uart 1/2 And Usb To Serial Converter

    Debug USB (X81) The Single SPI channel is directly connected to a 2x5pin box header and can be used in master or slave mode, e.g. for connecting two ANTAIOS evaluation boards with a ribbon cable. As the SPI controller offers two chip selects the user can choose if SPI_CS#0 or SPI_CS#1...
  • Page 17: Test Pads And Debug Connectors X31, X30, X50

    32MHz ASIC clock soucre Power Analog0 Power Cout Power Run# Power Boost EN_3V3 PG_3V3 I2C SCL I2C SDA EN_1V2 EN_1V8 Powergood 3V3 Powergood 1V8 Powergood 1V2 Powergood VCC I_Shunt PAAE1000/1001 Evaluation Kit Revision 1.03 17/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 18: Figure 4-10 Porta Debug Connector X30 And X31

    X30: Figure 4-10 PortA debug connector X30 and X31 All eight signals of PortC are driven to 1x8 pin header X50: Figure 4-11 PortC debug connector X50 PAAE1000/1001 Evaluation Kit Revision 1.03 18/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 19: Board To Board Connectors (X27, X33)

    Mainboard 4.11 Board to Board connectors (X27, X33) The ANTAIOS coreboard is connected to the board to board connectors X27 and X33 and must be secured with two screws. Figure 4-12 Board to board connectors X27 and X33 4.12 Boundary Scan (X22) Placing a jumper on X22 activates the boundary scan mode of ANTAIOS.
  • Page 20: 32Mhz Clock Source

    4.13 32MHz clock source The evaluation board mainboard PCBs LP5992A up to version V11 use a programmable crystal oscillator as 32MHz clock source for the ANTAIOS asic. Figure 4-13 Crystal oscillator Q1 as 32MHz clock source Please note that the use of programmable crystal oscillators will induce a considerable long- term jitter.
  • Page 21: Extension Pcbs

    Extension PCBs Extension PCBs LP5480, ExtPHY_TI Extension PCB for PortB_v1 with TI TLK106L 10/100mbit PHY. Figure 5-1 Extension PCB LP5480 LP5481, TechIO_Dv4 Extension PCB for PortD_v4 for technology functions. PAAE1000/1001 Evaluation Kit Revision 1.03 21/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 22: Lp5482, Seriald

    Extension PCBs Figure 5-2 Extension PCB LP5481 LP5482, SerialD Extension PCB for PortD_v3 for GPIOs, UART2, VPC and CAN 1/2 Figure 5-3 Extension PCB LP5482 PAAE1000/1001 Evaluation Kit Revision 1.03 22/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 23: Lp5483, Gphy

    Extension PCB LP5483 LP5484, TechIO_Bv4 Extension PCB for PortB_v4 for technology functions. Figure 5-5 Extension PCB LP5484 LP5485, ExtPHY_MC Extension PCB for PortB_v1 with Micrel KSZ8081MNXI 10/100mbit PHY. PAAE1000/1001 Evaluation Kit Revision 1.03 23/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 24: Lp5486, Extphy_Bc

    Extension PCB LP5485 LP5486, ExtPHY_BC Extension PCB for PortB_v1 with Broadcom BCM5241A1IMLG 10/100mbit PHY. Figure 5-7 Extension PCB LP5486 LP5487, BroadR Broadcom BCM89810, PortB_v1 This schematic is not yet finished. PAAE1000/1001 Evaluation Kit Revision 1.03 24/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 25: Debug Pcb Lp5966C

    Extension PCBs Debug PCB LP5966C Debug PCB for connecting to any mictor connector on the ANTAIOS evaluation board. There are three different versions of the mictor PCB 1, 2 and 3 which differ in the placement and orientation of the mictor connector and header pins.
  • Page 26: Order Information

    Order Information Table 6-1 Order Information PCB Number Description Port Order Number LP5992 ANTAIOS Evaluation Mainboard Copper PAAE1010 LP5998 ANT1000 ANTAIOS Coreboard BGA 15x15mm PAAE1000 LP5999 ANT1001 ANTAIOS Coreboard BGA 19x19mm PAAE1001 LP5480 External PHY TI TLK106L B_v1 PAAE1150 LP5481 TechIO...
  • Page 27: Revision History

    Added note about virtual COM port mapping when using the onboard serial to USB converter V0.05 10.02.2017 Added oscillator remarks V1.00 27.02.2017 First release V1.01 19.05.2017 Changed document title V1.02 20.09.2017 Corrected some typos V1.03 01.10.2019 New document design PAAE1000/1001 Evaluation Kit Revision 1.03 27/28 Copyright © YASKAWA Europe GmbH, 2019...
  • Page 28 Revision History YASKAWA Europe GmbH Ohmstr. 4, 91074 Herzogenaurach Germany Phone: +49 (0)9132 744-200 support.profichip@yaskawa.eu.com E-Mail: www.profichip.com PAAE1000/1001 Evaluation Kit Revision 1.03 28/28 Copyright © YASKAWA Europe GmbH, 2019...

This manual is also suitable for:

Paae1000Paae1001

Table of Contents