Board Settings; Cnf[2:0] Configuration - Epson S5U13781R00C100 User Manual

Hide thumbs Also See for S5U13781R00C100:
Table of Contents

Advertisement

3

Board Settings

3.1

CNF[2:0] Configuration

The S1D13781 has three configuration inputs, CNF[2:0], which are used to configure the S1D13781 host
interface type as described in Table 3-1, Signal Allocation for Host Interface.
The S5U13781R00C100 reference board defaults to the SPI interface (the default setting for CNF[2:0] =
111).
S1D13781
Direct 16bit
Pin name
Mode 1
CNF[2:0]
000
CS#
CS#
WR#
WR#
RD#
RD#
UB#
UB#
LB#
LB#
AB0
TE
AB1
AB1
AB[18:2]
AB[18:2]
DB0
DB0
DB1
DB1
DB[7:2]
DB[7:2]
DB8
DB8
DB[15:9]
DB[15:9]
Notes:
"H" means direct connection to IOVDD
"L" means direct connection to GND
"Low" means internal pull-down for address bus active
TE is determined by REG[22h] Display Settings Register bits 6-5
X94A-G-004-01
Issue Date: 2012/03/26
Table 3-1 Signal Allocation for Host Interface
Direct 16bit
Indirect 16bit
Mode 2
Mode 1
001
010
CS#
CS#
RDU#
WR#
RDL#
RD#
WRU#
UB#
WRL#
LB#
TE
TE
AB1
P/C#
AB[18:2]
Low
DB0
DB0
DB1
DB1
DB[7:2]
DB[7:2]
DB8
DB8
DB[15:9]
DB[15:9]
Seiko Epson Corporation
Indirect 16bit
Direct 8bit
Mode 2
011
100
CS#
CS#
RDU#
WR#
RDL#
RD#
WRU#
H
WRL#
H
TE
AB0
P/C#
AB1
Low
AB[18:2]
DB0
DB0
DB1
DB1
DB[7:2]
DB[7:2]
DB8
TE
DB[15:9]
L
S5U13781R00C100 Reference Board User Manual
Page 7
Indirect 8bit
SPI
101
111
CS#
SCS#
WR#
SCK
RD#
H
H
H
H
H
TE
TE
P/C#
Low
Low
Low
DB0
SI
DB1
SO
DB[7:2]
L
L
L
L
L
Revision 1.0

Advertisement

Table of Contents
loading

Table of Contents