Hdmi-Board (2 Of 2) Block Diagram - Panasonic TH-65PF10UK Service Manual

Gpf10d chassis high definition plasma display
Table of Contents

Advertisement

10.7. HDMI-Board (2 of 2) Block Diagram

HDMI
DIGITAL SIGNAL PROCESSOR
MICOM
HDMI INTERFACE
+9V
IC3322
AUDIO AMP_R
+9V
8
2
1
3
6
7
1
5
IC3323
2
3
AUDIO AMP_L
2
3
6
5
4
5
6
7
+5V_B
+5V_A
+5V
D3332
D3333
D3334
HD/FHD_DET
8
9
10
IC3329
+3.3VREG
BUFFER
5
VCC
OUT_Y
IN_A
2
TH-65PF10UK
HDMI-Board (2 of 2) Block Diagram
IC3339
DC-DC CONVERTER
+15V
15V->3.3V
21
VIN
OUT-1
19
IC3338
AVR+5V
OUT-2
16
G2
S2
5
+5V
1
5
VCC
LX
18
D2
D2
17
VDD
-INC
13
Q3237
VO
23
+3.3VREG
Q3329
FB
24
AMP
+9V
8
Q3315
1
AUDIO
Q3328
MUTE
7
AMP
IC3310
Q3314
MAIN MICOM
AUDIO
MUTE
127
HDMI_DAC_PDWN
+3.3VREG
CH_SEL
ADIN1
112
IVDO
EX_RESERVE1
ADIN2
113
EX_RESERVE2
83 OSCXO
ADIN3
114
X3302
EX_RESERVE3
10MHz
ADIN4
115
84
OSCXI
TV/LOAD_CMD_SCL
SCL1
64
TV/LOAD_CMD_SDA
63
SDA1
126
HDMI_A_MUTE
GENX_HR_EEP_SDA
39
SDA0
5
GENX_HR_EEP_SCL
SIGTYPE0
40 SCL0
8
45 HDMI_INT
SIGTYPE3
68
HDMI_RST
RESERVE1
124
125
(CONTROL BUS)
12
RESERVE6
15
GNX_LVDS_PWD 33
FPGA_RST
111
N_FHD 46
HD
FHD
HPD1
56 HPD1
52
HDMI_5V_DET1
HPD2
57
HPD2
HDMI_5V_DET2
53
NBOOT 92
NRST 93
IC3330
+3.3VREG
BUFFER
5
VCC
OUT_Y
IN_A
4
2
4
15V
IC3321
+5VSTB
EXPAND I/O
CH_SEL
4
P0
VCC
16
EX_RESERVE1
5
P1
SLOT_SDA
SDA 15
EX_RESERVE2
G1
S1
6
P2
EX_RESERVE3
SLOT_SCL
D1
D1
P3
SCL
7
16
3.3V
TP3334
Q3313
INV.
+3.3VREG
IC3344
VCCI01,03,04
VDD
VOUT
+2.5V
6
+2.5V
1
VCC02
IC3342
VCC
OUT
+1.2V
Q3312
2
+1.2V
4
VCCA_PLL1,2
A-MUTE
SYG_TYPE0
SYG_TYPE3
RESERVE1
RESERVE6
GENX_LYDS_PWD
FPGA_RST
N_FHD
Y0,Y1,UV0,UV1
Y0,Y1
UV0,UV1
HDMI_5V_DET1
Y2-Y9
Y2-Y9
HDMI_5V_DET2
UV2-UV9
CLK
TP3346
UV2-UV9
GENX_NBOOT
DCK
DP_CLK
VS
TP3343
VSYNC
VS
HS
TP3345
HSYNC
HS
DE
TP3344
DE
DE
HDMI_5V_DET1
HDMI_5V_DET2
EDID_WP
EDID_WP
IC3343
FIN
1
O_CLK
CPG
S2
2
S2
S1
3
S1
S0
4
S0
FOUT
6
CLK1
S3
7
S3
VDD
8
CLK4
IC3312
RESET
+3.3VREG
1
VOUT
VDD
8
45
TH-65PF10UK
FOR
+5VSTB
FACTORY
H3
USE
1
+5V
IC3319
SLOT_SRQ
VCC 8
2
SRQ
CONFIG
SLOT_SDA
SDA
5
3
GND
ROM
SLOT_SCL
CMD_SCL
SCL
6
4
TVLOAD_CMD_SCL
CMD_SDA
WP
7
5
TVLOAD_CMD_SDA
SLOT_SCL
6
SLOT_SCL
SLOT_SDA
7
SLOT_SDA
8
H_WP
GENX_NBOOT
9
GENX_BOOT
TO
H1
DS12
PLUG_DET
B39
PLUG DET
B38
+15V
B37
+15V
B28
PLUG DET
HDMI_R
A28
HDMI_R
HDMI_L
A26
HDMI_L
SLOT_SCL
B25
SLOT_SCL
SLOT_SDA
B24
SLOT_SDA
HD/FHD_DET
HD/FHD DET
A23
SLOT_SRQ
B23
SLOT_SRQ
+5VSTB
5VSTB
A22
+5V STB
+9V
9V
A21
+9V
B21
+9V
+5V
5V
A19
+5V
B19
+5V
IC3341
FPGA
LVDS18p
A15
LVDS_TX9+
LVDS18n
A14
LVDS_TX9-
LVDS23p
A13
LVDS_TX8+
LVDS23n
A12
LVDS_TX8-
LVDS27p
A10
LVDS_TX7+
LVDS27n
A9
LVDS_TX7-
A8
LVDS_TX6+
LVDS31p
LVDS31n
A7
LVDS_TX6-
A5
LVDS_TX5+
LVDS34p
LVDS34n
A4
LVDS_TX5-
LVDS26p
B12
LVDS_TXC+
LVDS26n
B11
LVDS_TXC-
A3
LVDS_TX4+
LVDS37p
LVDS37n
A2
LVDS_TX4-
B15
LVDS_TX3+
LVDS19p
LVDS19n
B14
LVDS_TX3-
LVDS28p
B9
LVDS_TX2+
LVDS28n
B8
LVDS_TX2-
LVDS33p
B6
LVDS_TX1+
LVDS33n
B5
LVDS_TX1-
LVDS35p
B3
LVDS_TX0+
LVDS35n
B2
LVDS_TX0-
IC3314
+3.3VREG
CONFIG ROM(FPGA)
3
VCC
DCLK
6
DCLK
FOR
+3.3VREG
FACTORY
H2
ASDO
5
ASDI
USE
DATAO
2
DATA
1
EPCS_DCLK
2
GND
nCSO
1
NCS
3
CONFIG DONE
4
+3.3V
CONFIG_DONE
5
nCE
6
FPGA_NCE
nCONFIG
7
EPCS_DATA
8
EPCS_NCS
9
EPCS_ASD
10
RESET
TH-65PF10UK
HDMI-Board (2 of 2) Block Diagram

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents