Pin Description Of Ics - Philips ACT-500 Service Manual

Hide thumbs Also See for ACT-500:
Table of Contents

Advertisement

PIN DESCRIPTIONS OF IC
MCU MN101C39C_399
Name
No.
V
11
SS
V
8
DD
OSC1
10
Input
OSC2
9
Output
XI
12
Input
XO
13
Output
NRST
32
Input
P00
25
I/O
P01
26
P02
27
P03
28
P04
29
P05
30
P06
31
P10
33
I/O
P11
34
P12
35
P13
36
P14
37
Other
I /O
F unction
Power supply pin
Clock input pin
Clock output pin
Clock input pin
Clock output pin
P27
Reset pin
[Active low]
SBO0, TXD
I/O port 0
SBI0, RXD
SBT0
SBO1
SBI1
SBT1
NDK, BUZZER
RMOUT
I/O port 1
TM2IO
TM3IO
TM4IO
3 - 1
F unction
Supply 2.0 V to 5.5 V to V
Connect these oscillation pins to ceramic or crystal
oscillators for high-frequency clock operation.
If the clock is an external input, connect it to OSC1 and
leave OSC2 open. The chip will not operate with an
external clock when using either the STOP or SLOW
modes.
Connect these oscillation pins to crystal oscillators for
low-frequency clock operation.
If the clock is an external input, connect it to XI and leave
XO open. The chip will not operate with an external clock
when using the STOP mode. If these pins are not used,
connect XI to V
This pin resets the chip when power is turned on, is
allocated as P27 and contains an internal pull-up
resistor (Typ.35 kW). Setting this pin low initializes the
internal state of the device. Thereafter, setting the input
to high releases the reset. The hardware waits for the
system clock to stabilize, then processes the reset
interrupt. Also, if "0" is written to P27 and the reset is
initiated by software, a low level will be output. The
output has an N-ch open-drain configuration. If a
capacitor is to be inserted between NRST and V
is recommended that a discharge diode be placed
between NRST and V
7-bit CMOS tri-state I/O port.
Each bit can be set individually as either an input or
output by the P0DIR register. A pull-up resistor for each
bit can be selected individually by the P0PLU register.
At reset, the input mode is selected and pull-up resistors
are disabled (high impedance output).
5-bit CMOS tri-state I/O port.
Each bit can be set individually as either an input or
output by the P1DIR register. A pull-up resistor for each
bit can be selected individually by the P1PLU register.
At reset, the input mode is selected and pull-up resistors
are disabled (high impedance output).
Des cription
and 0 V to V
DD
and leave XO open.
SS
.
DD
.
SS
, it
SS

Advertisement

Table of Contents
loading

Table of Contents