Schematic Diagram - Main Board (1/5) - Sony RHT-G800 Service Manual

Hide thumbs Also See for RHT-G800:
Table of Contents

Advertisement

RHT-G800
3-11. SCHEMATIC DIAGRAM – MAIN BOARD (1/5) –
MAIN BOARD ( 1/5 )
DSP_RESET
DSP_SPIDS
DSP_SPICLK
DSP_MISO
DSP_MOSI
EMU
TDO
TDI
TRST
R17
TCK
0
TMS
R16
R18
R20
C9
0
0
0
10p
EMU
CH
EMU*
1
GND
2
GND
TMS
C010
TMS
3
25MHz
10p
TCK
TCK
4
CH
(FOR SERVICE)
TRST
TRST*
5
TDI
TDI
6
TDO
TDO
7
CN3
7P
R13
0
RHT-G800
• See page 7 for Waveforms.
JL10
C36
10
F
JL11
C39
0.1
B
108
107
106
105
104
103
102
101
100
99
109
GND
1.2
110
VDDINT
C26 0.1 B
111
GND
1.2
112
VDDINT
113
GND
1.2
114
VDDINT
C28 0.1 B
115
GND
3.3
116
VDDEXT
C29 0.1 B
117
GND
1.2
118
VDDINT
R21
10k
C30 0.1 B
119
GND
1.2
120
VDDINT
R24
1k
C25 0.01 B
3.3
121
RESET*
3.3
122
SPIDS*
R25
0
123
GND
C32 0.1 B
1.2
R32
10k
124
VDDINT
R26
22
3.3
125
SPICLK
R27
22
3.3
126
MISO
3.3
127
MOSI
C23 0.1 B
R28
22
128
GND
1.2
129
VDDINT
C33 0.1B
3.3
130
VDDEXT
C34 0.1B
1.2
131
AVDD
R36
132
AVSS
10
C24 0.01 B
133
GND
JL15
0
134
CLKOUT
R29
22
3.3
135
EMU*
0
136
TDO
R30
22
0
137
TDI
0
138
TRST*
0
139
TCK
0
140
TMS
141
GND
1.6
142
CLKIN
1.6
R35
143
XTAL
1M
3.3
144
VDDEXT
C35
X1
R23
0.1
470
B
10
1
2
3
4
5
6
7
8
9
C19
10
F
C40
0.1
B
R41
R45
10k
10k
R43
10k
R47
0
C66
0.1
B
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
VDDINT
DPSOD DAI_P9
DPSOC DAI_P8
GND
VDDINT
GND
VDDINT
DPSOB DAI_P7
DPSOA DAI_P6
SPI_MAS DAI_P5
PF_CE DAI_P4
GND
VDDINT
VDDEXT
IC2
GND
DIGITAL AUDIO
A18 DAI_P3
SIGNAL PROSESSOR
A17 DAI_P2
IC2
GND
ADSST-AVR-1115
VDDINT
A16 DAI_P1
AD8
AD9
AD10
AD11
GND
VDDINT
AD12
VDDEXT
GND
AD13
AD14
AD15
ALE
RD*
GND
VDDINT
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
C62
C63
0.1
0.1
B
B
C67
0.1
B
R49
R50
0
0
18
18
SI-3010KM-TL
5
R14
2k
R2
10k
C7
C6
1000
0.1
6.3V
B
R15
10k
C81
C71
10
0.1
F
B
1.2
72
JL 4
0
SO_D
71
0
AMP_D3CSW
70
R65
69
100
1.2
68
67
1.2
C73 0.1 B
R66
66
100
0
AMP_D2SLSR
65
0
AMP_D1FLFR
64
R67
63
100
JL49
0
62
61
C74 0.1 B
1.2
60
3.4
59
C75 0.1 B
58
57
56
55
1.2
C76 0.1 B
54
53
52
51
50
49
48
1.2
C77 0.1 B
47
46
3.3
45
C78 0.1 B
44
43
42
41
40
39
38
C79 0.1 B
1.2
37
C80
100
16V
C70
10
F
SW3.3V
R1
0
IC1
IC1
+1.2V REG
C11
0.1
B
4
3
2
1
R4
1k
2.6V
R6
0
C2
C1
0.1
100
B
16V
1
DGND
MAIN BOARD
(2/5)
(Page 19)
DATA_DIR
DATA_DIR
SI_B
SI_B
SI_C
SI_C
SI_D
SI_D
SI_E
SI_E
EMG_MUTE
MCK
MCK
BCK
BCK
LRCK
LRCK
DIR_RERR
DIR_RERR
DIR_NONAU
DIR_NONAU
DSP_INT
DSP_INT
DSP_RESET
DSP_RESET
DSP_SPIDS
DSP_SPIDS
2
DSP_MISO
DSP_MISO
DSP_MOSI
DSP_MOSI
MAIN BOARD
DSP_SPICLK
(3/5)
DSP_SPICLK
(Page 20)
JL16
EMG_MUTE
AMP_D3CSW
JL17
AMP_D3CSW
AMP_D2SLSR
JL18
AMP_D2SLSR
AMP_D1FLFR
JL19
AMP_D1FLFR
3
DSP_BCK
JL20
DSP_BCK
DSP_LRCK
JL21
MAIN BOARD
DSP_LRCK
(4/5)
DGND
MCK
JL22
(Page 21)
MCK

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents