Sony CDP-C460Z Service Manual page 20

Hide thumbs Also See for CDP-C460Z:
Table of Contents

Advertisement

http://www.jdwxzlw.com/?fromuser=华盛维修
Pin No.
Pin Name
41
DV
DD
42
ASYE
43
PSSL
44
WDCK
45
LRCK
46
DATA
47
BCLK
48
64DATA
49
64BCLK
50
64LRCK
51
GTOP
52
XUGF
53
XPLCK
54
GFS
55
RFCK
56
C2PO
57
XRAOF
58
MNT3
59
MNT2
60
MNT1
61
MNT0
62
XTAI
63
XTAO
64
XTSL
65
DVss
66
FSTI
67
FSTO
68
FSOF
69
C16M
70
MD2
71
DOUT
EMPH
72
73
WFCK
74
SCOR
75
SBSO
76
EXCK
77
SUBQ
78
SQCK
79
MUTE
80
SENS
家电维修资料网,免费下载各种维修资料
I/O
Digital power supply
I
Asymmetry circuit ON/OFF
I
Audio data output mode selection input
O
48-bit slot D/A interface. Word clock.
O
48-bit slot D/A interface. LR clock.
O
DA 16 output when PSSL=1.48-bit slot serial data when PSSL=0
O
DA 15 output when PSSL=1.48-bit slot data when PSSL=0
O
DA 14 output when PSSL=1.64-bit slot data when PSSL=0 (Not used)
O
DA 13 output when PSSL=1.64-bit slot data when PSSL=0 (Not used)
O
DA 12 output when PSSL=1.64-bit slot data when PSSL=0 (Not used)
O
DA 11 output when PSSL=1.GTOP output when PSSL=0 (Not used)
O
DA 10 output when PSSL=1.XUGF output when PSSL=0 (Not used)
O
DA 09 output when PSSL=1.XPLCK output when PSSL=0 (Not used)
O
DA 08 output when PSSL=1.GFS output when PSSL=0 (Not used)
O
DA 07 output when PSSL=1.RFCK output when PSSL=0 (Not used)
O
DA 06 output when PSSL=1.C2PO output when PSSL=0 (Not used)
O
DA 05 output when PSSL=1.XRA0F output when PSSL=0 (Not used)
O
DA 04 output when PSSL=1.MNT3 output when PSSL=0 (Not used)
O
DA 03 output when PSSL=1.MNT2 output when PSSL=0 (Not used)
DA 02 output when PSSL=1.MNT1 output when PSSL=0 (Not used)
O
O
DA 01 output when PSSL=1.MNT0 output when PSSL=0 (Not used)
I
X'tal oscillator circuit input
O
X'tal oscillator circuit output (Not used)
I
X'tal selection input pin (Ground)
Digital ground
I
2/3 divider input of pins 62, 63
O
2/3 divider output of pins 62, 63
O
(Not used)
O
16.9344 MHz output (Not used)
Digital-out ON/OFF control pin (+5V)
I
O
Digital-out output pin
O
Playback disc output in emphasis mode (Not used)
O
WFCK output
O
Sub-code sync output
O
Sub-P through Sub-W serial output
I
Clock input for SBS0 read-out (Ground)
Sub-Q 80-bit output
O
O
Sub-code Q clock output
I
Muting selection pin
O
SENS output
— 28 —
Function

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cdp-ce515

Table of Contents