Aiwa XP-V510 Service Manual page 21

QQ
3 7 63 1515 0
Pin No. Pin Name
50 OUTR
51 AVDD1
52 FSEL
53 TMOD1
54 TMOD2
55 FLAG
56 CLVS/IPFLAG
57 ~ 59 EXT 0 ~ 2
60 TX
61 MCLK
62 MDATA
63 MLD
64 BLKCK
65 SQCK/BCLK
66 SUBQ/LRCK
67 DMUTE/SRDATA
68 STAT
69 NRST
TE
L 13942296513
70 SPPOL
71 PMCK
72 SMCK
73 SUBC/SSYNC
74 SBCK/64FS
75 NCLDCK
76 NTEST
77 X1
78 X2
79 DVDD1
80 DVSS1
www
.
http://www.xiaoyu163.com
I/O
O Output Rch audio.
- Power supply for analog circuit (for audio output).
I Input noise filter ON / OFF switching. "L" : ON. "H" : OFF.
I Terminal mode switching input 1 (connected to GND).
I Terminal mode switching input 2 (connected to GND).
O Flag signal output (not used).
- Not used.
I/O Expansion input / output port 0 ~ 2 (not used).
O Digital audio interface output signal.
I Microcomputer command clock signal input (latch data at rising edge).
I Microcomputer command data signal input.
I Microcomputer command load signal input. "L" : Load.
Input sub code block clock signal (fBLKCK = 75kHz) / Input SYNC signal for
I
CDTEXT (fDQSY = 300kHz).
I Input clock for sub code Q register.
O Output sub code Q data.
I Input mute. "H" : Mute (connected to GND).
Output status signal (CRC,RESY,CLVS,NTTSTOP,SQOK,FLAG6,SENSE,NFLOCK,
O
NTLOCK,BSSEL,SUBQDATA,CDTEXT DATA,ANT-SHOCK READ OUT DATA.)
I Input reset. "L" : Reset.
O PWM output of spindle signal drive.
O 88.2kHz clock signal output (not used).
O 4.2336MHz clock signal output.
O Output sub code serial (not used).
I Input clock for subcode serial (not used).
O Sub code frame clock signal output ( fCLDCK = 7.35kHz) (not used).
- Test terminal (connected to power supply).
I Crystal oscillator circuit input terminal (f = 16.93MHz).
O Crystal oscillator circuit output terminal (f = 16.93MHz).
- Power supply for digital circuit.
- Ground for digital circuit.
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3 6 7 1 3 1 5
co
.
21
– –
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9