ECS H61H2-M7 User Manual page 60

Table of Contents

Advertisement

56
Chipset Configuration
Scroll to this item to view the following screen:
Main
Memory Multiplier Configuration
Memory Multiplier
Memory Timing Configuration
CAS# Latency (tCL)
Row Precharge Time (tRP)
RAS# to CAS# Delay (tRCD)
RAS# Active Time (tRAS)
Write Recovery Time(tWR)
Row Refresh Cycle Time(tRFC)
Write to Read Delay(twTR)
Active to Active Delay(tRRD)
Read CAS# Precharege(tRTP)
Four Active Window Delay(tFAW)
Intel Graphics Configuration
GT OverColocking
Memory Multiplier Configuration
This item shows the information of Memory Multiplier Configuration.
Memory Multiplier (13.33)
This item determines the operation of DDR SDRAM memory CAS(colulmn address
strobe). It is recommanded that you leave this item at the default value. The 2T
setting requires faster memory that specifically supports this mode.
Memory Timing Configuration
This item shows the information of Memory Timing Configuration.
CAS#Latency(tcl) (9)
This item determines the operation of DDR SDRAM memory CAS(colulmn address
strobe). It is recommanded that you leave this item at the default value. The 2T
setting requires faster memory that specifically supports this mode.
Row Precharge Time(tRP) (9)
This item specifies Row precharge to Active or Auto-Refresh of the same bank.
RAS# to CAS# Delay(tRD) (9)
This item specifies the RAS# to CAS# delay to Rd/Wr command to the same bank.
RAS# Active Time(tRAS) (24)
This item specifies the RAS# active time.
Write Recovery Time(tWR) (10)
This item specifies the write recovery time.
Advanced
Chipset
M.I.B III
Boot
[13.33]
9
9
9
24
10
74
5
4
5
20
[Disabled]
Using BIOS
Security
Exit
Disabled/Enabled GT
OverClocking.
: Select Screen
/Click: Select Item
Enter/Dbl Click : Select
+/- : Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC/Right Click: Exit

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents