ARTERY AT32F405CBU7 Computer Hardware Manuals
Manuals and User Guides for ARTERY AT32F405CBU7 Computer Hardware. We have 1 ARTERY AT32F405CBU7 Computer Hardware manual available for free PDF download: Reference Manual
ARTERY AT32F405CBU7 Reference Manual (516 pages)
ARM-based 32-bit Cortex -M4F MCU+FPU, with 128 to 256 KB Flash, sLib, USBFS/HS-OTG, 12 timers, 1 ADC, 20 communication interfaces
Brand: ARTERY
|
Category: Computer Hardware
|
Size: 14 MB
Table of Contents
-
Bit Band34
-
Reset40
-
Flash Memory44
-
SRAM Memory45
-
Introduction48
-
Por/Lvr49
-
Power Domain50
-
Clock56
-
System Clock58
-
Interrupts59
-
Reset59
-
System Reset59
-
Unlock/Lock81
-
Unlock/Lock85
-
Read Access89
-
CRC Verify90
-
Introduction98
-
IOMUX Structure100
-
GPIO Registers109
-
Introduction114
-
SCFG Registers114
-
EXINT Registers120
-
Introduction122
-
Main Features122
-
Arbiter123
-
Errors125
-
Interrupts125
-
DMA Registers128
-
(Dma_Muxsyncsts)137
-
CRC Introduction139
-
CRC Registers140
-
C Interface142
-
C Introduction142
-
C Main Features142
-
I 2 C Interface143
-
C Timing Control145
-
Smbus155
-
Error Management164
-
C Debug Mode165
-
C Registers165
-
Mode Selector173
-
Introduction173
-
Introduction179
-
Configuration179
-
Transmitter180
-
Introduction180
-
Receiver181
-
Introduction181
-
Tx/Rx Swap183
-
Interrupts184
-
I/O Pin Control184
-
USART Registers184
-
SPI Introduction193
-
SPI Overview193
-
CRC Overview197
-
DMA Transfer198
-
TI Mode Overview198
-
Transmitter199
-
Receiver199
-
Motorola Mode200
-
Interrupts203
-
IO Pin Control203
-
I S Introduction204
-
DMA Transfer209
-
Interrupts211
-
IO Pin Control211
-
SPI Registers212
-
Mode)212
-
Mode)215
-
PCM Mode219
-
Interrupts220
-
IO Pin Control220
-
I2SF Registers221
-
Timer224
-
Counting Clock225
-
Counting Mode225
-
Debug Mode227
-
Counting Clock229
-
Counting Mode233
-
Debug Mode244
-
Counting Clock256
-
Counting Mode259
-
Debug Mode271
-
TMR9 Registers271
-
Counting Clock283
-
Counting Mode284
-
Debug Mode292
-
Tmrx Registers293
-
Counting Clock303
-
Counting Mode306
-
Debug Mode320
-
TMR1 Registers320
-
Debug Mode335
-
WWDT Registers335
-
WDT Introduction337
-
Debug Mode338
-
WDT Registers338
-
ERTC Clock342
-
ERTC Calibration344
-
Tamper Detection346
-
ERTC Wakeup347
-
ERTC Registers348
-
ADC Introduction357
-
ADC Structure358
-
Trigger361
-
Sequence Mode362
-
Repetition Mode363
-
Partition Mode363
-
Oversampling364
-
Data Management366
-
Data Alignment366
-
Data Read366
-
ADC Registers367
-
CAN Introduction378
-
Baud Rate378
-
Design Tips382
-
Operating Modes383
-
Test Modes384
-
Error Management389
-
CAN Registers389
-
(Can_Tmcx) (X=0401
-
Device Mode408
-
Host Mode409
-
Queue Depth412
-
Special Cases413
-
CSR Register Map442
-
(Otgfs_Gccfg)459
-
(X = 0466
-
(X = 0467
-
Doepeachmsk1))475
-
ACC Introduction488
-
Main Features488
-
Principles490
-
ACC Register Map491
-
CPU PIO Mode494
-
QSPI Registers501
-
Debug (DEBUG)510
-
Debug and Trace510
-
I/O Pin Control510
-
DEGUB Registers510
-
Revision History515
Advertisement
Advertisement