Panasonic MN10285K User Manual page 66

Panax series microcomputer
Table of Contents

Advertisement

Interrupts
Interrupt Control Registers
MN102H75K/F75K/85K/F85K LSI User Manual
SCT0ICL: Serial 0 Transmission End Interrupt Control Register (Low) x'00FC82'
Bit:
7
6
5
4
SCT0
IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
SCT0ICL detects and requests serial 0 transmission end interrupts. It is an
8-bit access register. Use the MOVB instruction to access it.
SCT0IR: Serial 0 transmission end interrupt request flag
0: No interrupt requested
1: Interrupt requested
SCT0ID: Serial 0 transmission end interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
SCT0ICH: Serial 0 Transmission End Interrupt Control Register (High) x'00FC83'
Bit:
7
6
5
4
Reset:
0
0
0
0
R/W:
R
R
R
R
SCT0ICH enables serial 0 transmission end interrupts. It is an 8-bit access reg-
ister. Use the MOVB instruction to access it.
The priority level for serial 0 transmission end interrupts is written to the
ANLV[2:0] field of the ANICH register.
SCT0IE: Serial 0 transmission end interrupt enable flag
0: Disable
1: Enable
SCR0ICL: Serial 0 Reception End Interrupt Control Register (Low)
Bit:
7
6
5
4
SCR0
IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
SCR0ICL detects and requests serial 0 reception end interrupts. It is an 8-
bit access register. Use the MOVB instruction to access it.
SCT0IR: Serial 0 reception end interrupt request flag
0: No interrupt requested
1: Interrupt requested
SCT0ID: Serial 0 reception end interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
65
Panasonic
3
2
1
0
SCT0
ID
0
0
0
0
R
R
R
R
3
2
1
0
SCT0
IE
0
0
0
0
R
R
R
R/W
3
2
1
0
SCR0
ID
0
0
0
0
R
R
R
R
Panasonic Semiconductor Development Company
x'00FC84'

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn102f75kMn102f85kMn102h75kMn102h85k

Table of Contents