Pulse Width Modulator; Description; Register Settings For Internal Pwm Pullup; Pwm Output Waveform - Panasonic MN10285K User Manual

Panax series microcomputer
Table of Contents

Advertisement

Pulse Width Modulator

Description

10 Pulse Width Modulator
For information on the SLOW
mode, see section 3.1, "CPU
Modes."
MN102H75K/F75K/85K/F85K LSI User Manual
10.1 Description
The MN102H75K/85K contains seven 8-bit pulse width modulators (PWMs)
with a minimum pulse width of 16/f
12
2
/f
. (With a 4-MHz oscillator, 16/f
SYSCLK
12
mode) and 2
/f
= 341.3 µs (2 ms for SLOW mode).)
SYSCLK
The PWM ports are 3.3-volt, open-drain outputs. To enable the PWM ports,
either turn the pullup registers on using the pullup control registers for the asso-
ciated ports (P15-P17 and P20-P23; see table 10-1) or connect external pullup
resistors to these ports.
Table 10-1 Register Settings for Internal PWM Pullup
PWM Block
Register
PWM0
P1PUP
PWM1
(x'00FFB1')
PWM2
PWM3
PWM4
P2PUP
(x'00FFB2')
PWM5
PWM6
The microcontroller writes the pulsewidth modulated data for a PWM block to its
associated 8-bit data register (PWMn). The data register settings determine how
long the waveform stays low. With a 4-MHz oscillator, the PWM output pulse
width has a resolution of 1.33 µs (1/f
Note that when (and only when) the data changes between x'00' and x'01', the
resolution is 1.34 µs (2/f
PWM
PWM Data
00
01
.
.
.
.
.
.
.
.
FE
FF
Figure 10-1 PWM Output Waveform
249

Panasonic

and an output waveform cycle of
SYSCLK
= 1.33 µs (8 µs for SLOW
SYSCLK
Bit No. Setting
5
6
1
7
0
1
1
2
3
) and a cycle of 341.3 µs (2
PWM
).
Output Wave
341.3 µs (2 ms for SLOW mode)
t
LOW
1.33 µs (8 µs for SLOW mode)
Panasonic Semiconductor Development Company
8
/f
).
PWM
High level
Low level

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn102f75kMn102f85kMn102h75kMn102h85k

Table of Contents