Ic Data - Yamaha DSP-A5 Service Manual

QQ
3 7 63 1515 0
I IC DATA
IC501 : M30217MA-A203FP
16-bit Microcomputer
P67/FL07
P66/FL06
P65/FL05
P64/FL04
P63/FL03
P62/FL02
P61/FL01
P60/FL00
P107/AN7
P106/AN6
P105/AN5
P104/AN4
P103/AN3
P102/AN2
P101/AN1
P100/AN0
TE
L 13942296513
I/O PORT
www
.
16,63
VCC
http://www.xiaoyu163.com
80 79 78 77 76 75 74 73
81
82
83
84
85
86
87
88
VEE
89
90
91
92
93
94
95
96
AVSS
97
98
VREF
99
AVCC
100
1 2 3 4 5 6 7 8
P00/FL16~ P10/FL24~ P20/FL32~ P30/FL40~
P07/FL22 P17/FL31 P27/FL39 P37/FL47
77-66,64 62-55 54-47 46-39
PORT 0 PORT 1 PORT 2 PORT 3
(P00-07) (P10-17) (P20-27) (P30-37)
INTERNAL PERIPHERAL
FUNCTION
TIMER
TIMER A0 (16-bit)
TIMER A1 (16-bit)
TIMER A2 (16-bit)
TIMER A3 (16-bit)
TIMER A4 (16-bit)
TIMER B0 (16-bit)
TIMER B1 (16-bit)
M16C/60 SERIES CPU CORE
TIMER B2 (16-bit)
(16-bit)
SUPERVISOR TIMER
(15-bit)
DMAC
(2-ch)
D/A CONVERTER
x ao
y
(8-bit x 2-ch)
i
FOR ANALOG CIRCUIT
89 14,65 9 100 99
VEE VSS CNVSS AVCC VREF
http://www.xiaoyu163.com
8
72 71 70 69 68 67 66 65 64 63 62 61 60
TOP VIEW
9 10 11 12 13 14 15 16 17 18 19 20 21
Q Q
3 6 7 1 3
P40/FL48~ P50/FL08~ P60/FL00~
P47/FL55 P57/FL15 P67/FL07
38-31 80-73 88-81
PORT 4 PORT 5 PORT 6
(P40-47) (P50-57) (P60-67)
A/D CONVERTER
(10-bit x 8-ch)
SERIAL I/O
UART0,1(UART/
CLOCK SYNCHRONOUS)
(8-bit x 2-ch)
SI/O2(CLOCK SYNCHRONOUS)
(256-Byte AUTOMATIC TRANSFER)
REGISTER
STACK POINTER
R0H R0L
R0H R0L ISP
R1H R1L USP
R2
VECTOR TABLE
R3
INTB
A0
A1
FB
MULTIPLIER
u163
SB
.
SYSTEM RESET
97
AVSS
2 9 9 4 2 8
59 58 57 56 55 54 53 52 51
50 P24/FL36
P25/FL37
49
P26/FL38
48
P27/FL39
47
46 P30/FL40
45 P31/FL41
P32/FL42
44
P33/FL43
43
P34/FL44
42
P35/FL45
41
P36/FL46
40
P37/FL47
39
38 P40/FL48
37 P41/FL49
P42/FL50
36
P43/FL51
35
P44/FL52
34
P45/FL53
33
P46/FL54
32
P47/FL55
31
22 23 24 25 26 27 28 29 30
1 5 0 5 8 2 9 9 4
P70~P73, P90~P92,
P74/TX1, P93/SI2,
P75/RX1, P80/INT1~ P94/SO2,
P76/CK1, P85/INT5 P95/CK2, P100/AN0~
P77 P86,P87 P96,P97 P107/AN7
30-23 22-17,11,10 8-1 98,96-90
PORT 7 PORT 8 PORT 9
(P70-77) (P80-87) (P90-97) (P100-107)
SYSTEM CLOCK GENERATOR
XIN-XOUT
(2-ch)
XCIN-XCOUT
CRC PROCESSOR (CCITT MODE)
(GENERATION MULTINOMIAL:
15 12 5
X +X +X +1)
VFD CONTROLLER (8-bit x 7)
MEMORY
ROM
m
RAM
(FLDC, ASI/ORAM)
co
SYSTEM CLOCK
12 15 13
/RESET XIN XOUT
DSP-A5
9 9
2 8 9 9
PORT 10
20