Fujitsu MB95630H Series Hardware Manual page 64

8-bit microcontroller new 8fx
Hide thumbs Also See for MB95630H Series:
Table of Contents

Advertisement

CHAPTER 3 CLOCK CONTROLLER
3.5 Operations in Low Power Consumption
Mode (Standby Mode)
■ Standby Mode State Transition Diagram (with Deep Standby Mode Disabled)
Figure 3.5-1 shows a standby mode state transition diagram (with deep standby mode
disabled).
Figure 3.5-1 Standby Mode State Transition Diagram (with Deep Standby Mode Disabled)
Stop mode
(4)
Time-base
timer mode
Table 3.5-1
Table of State Transition with Deep Standby Mode Disabled (Transition to and
from Standby Mode) (1 / 2)
State transition
Normal operation after reset
<1>
state
(1)
Sleep mode
(2)
(3)
Stop mode
(4)
(5)
Time-base timer mode
(6)
44
(3)
Main clock/main CR clock/
main CR PLL clock/
subclock/
sub-CR clock oscillation
stabilization wait time
(6)
After a reset, the device transits to main CR clock mode.
If the reset that has occurred is a power-on reset, a watchdog reset, a software reset,
or an external reset, the device always wait for the main CR clock oscillation
stabilization wait time and the sub-CR clock oscillation stabilization wait time to
elapse.
The device transits to sleep mode when "1" is written to the sleep bit in the standby
control register (STBC:SLP).
The device returns to the RUN state in response to an interrupt from a peripheral
resource.
The device transits to stop mode when "1" is written to the stop bit in the standby
control register (STBC:STP).
In response to an external interrupt, after waiting for the elapse of the oscillation
stabilization wait time required according to the current clock mode, the device
returns to the RUN state.
The device transits to time-base timer mode when "1" is written to the watch bit in
the standby control register (STBC:TMD) in main clock mode, main CR clock mode,
or main CR PLL clock mode.
The device returns to the RUN state in response to an interrupt from a peripheral
resource.
FUJITSU SEMICONDUCTOR LIMITED
Power on
Reset state
A reset occurs in any state.
<1>
Main CR clock
oscillation stabilization
wait time
+
sub-CR clock
oscillation stabilization
wait time
(7)
Normal
(RUN) state
(5)
(1)
(2)
Sleep mode
Description
MB95630H Series
Watch mode
(8)
MN702-00009-1v0-E

Advertisement

Table of Contents
loading

Table of Contents