Typical Bus Cycle With Wait States; Ardy And Srdy Pin Block Diagram - Intel 80C186XL User Manual

Intel microprocessor user's manual
Table of Contents

Advertisement

CLKOUT
ALE
S2:0
A19:16
AD15:0
WR
READY
Figure 3-13. Typical Bus Cycle with Wait States
ARDY
CLKOUT
SRDY
Figure 3-14. ARDY and SRDY Pin Block Diagram
T1
T2
Valid
Address
Address
D
Q
Rising
Edge
BUS INTERFACE UNIT
T3
TW
TW
Valid Write Data
D
Q
Falling
Edge
T4
A1040-0A
BUS READY
A1041-0A
3-15

Advertisement

Table of Contents
loading

This manual is also suitable for:

80c188xl

Table of Contents