Download Table of Contents Print this page

Ic Block Diagram & Description - Sanyo DC-X8CT Service Manual

Separate mini component system

Advertisement

Table of Contents
IC BLOCK DIAGRAM & DESCRIPTION
IC331 M38503M4 ( Syngle-Chip 8-Bit CMOS Microcomputer )
No.
Pin
1
VCC
2
VRFF
3
AVSS
4
P44/INT3/PWN I/O port P4
5
P43/INT2
6
P42/INT1
7
P41/INT0
8
P40/CNTR1
9
P27/CNTR0/
SRDY
10 P26/SCLK
11 P25/TXD
12 P24/RXD
13 P23
14 P22
15 CNVSS
16 P21/XCIN
17 P20/XOUT
18 RESET
19 XIN
20 XOUT
21 VSS
22 P17
23 P16
24 P15
25 P14
26 P13
27 P12
28 P11
29 P10
30 P07
31 P06
32 P05
33 P04
34 P03
35 P02
36 P01
37 P00
38 P34/AN4
39 P33/AN3
40 P32/AN2
41 P31/AN1
42 P30/AN0
output
input
X
X
V
OUT
SS
IN
19
20
21
Sub-
Sub-
clock
clock
input
output
X
Xco
CIN
UT
Clock generating
circuit
R A M
R O N
Watchdog
timer
Reset
A-D
PWM
converter
(8)
(10)
INT
-
0
INT
3
P4(5)
2 3
4 5 6 7 8
38 39 40 41 42
Name
Power Source Apply voltage of 2.7V-5.5V to VCC, and 0V to VSS.
78-bit CMOS I/O port with the same function as port P0.
7CMOS compatible input level.
I/O port P4
7CMOS 3-state output structure.
I/O port P4
I/O port P4
I/O port P4
78-bit CMOS I/O port.
I/O port P2
7 I/O direction register allows each pin to be individually
I/O port P2
programmed as either input or output.
I/O port P2
7CMOS compatible input level.
I/O port P2
7P20,P21,P24 to P27: CMOS3-state output structure.
I/O port P2
I/O port P2
7P22,P23,N-channel open-drain structure.
7This pin controls the operation mode of the chip.
CNVSS Input
7Normally connected to VSS.
78-bit CMOS I/O port.
I/O port P2
7 I/O direction register allows each pin to be individually
I/O port P2
programmed as either input or output.
7CMOS compatible input level.
7P20,P21,P24 to P27: CMOS3-state output structure.
7P22,P23,N-channel open-drain structure.
7 Reset input pin for active "L".
Reset Input
Clock Input
7 Input and output pins for the clock generating circuit.
7 Connect a ceramic resonator or quartz-crystal oscillator
Clock Output
between the XIN and XOUT pins to set the oscillation frequency.
7 When an external clock is used, connect the clock source to
the Xin pin and leave the Xout pin open.
Power Source 7Apply voltage of 2.7V-5.5V to VCC, and 0V to VSS.
78-bit CMOS I/O port.
7 I/O direction register allows each pin to be individually programmed
I/O port P1
as either input or output.
7CMOS compatible input level.
7CMOS 3-state output structure.
7P13 to P17(5 bits) are enabled to output large current for LED drive.
I/O port P0
78-bit CMOS I/O port with the same function as port P0.
7CMOS compatible input level.
I/O port P3
7CMOS 3-state output structure.
Reset input
V
RESET
CNV
CC
SS
1
18
15
C P U
A
X
Y
S
CNTR
PC
PC
0
H
L
PS
SI/O(8)
XCOUT
XCIN
P3(5)
P2(8)
9 10 11 12 13 14 16 17
22 23 24 25
FUNCTIONS
- 55 -
Timer 1(8)
Prescaler 12(8)
Timer 2(8)
Prescaler X(8)
Timer X(8)
Timer Y(8)
Prescaler Y(8)
CNTR
1
P1(8)
P0(8)
26
28
29
30 31 32 33 34 35 36 37
27
Function ex except a port function
7Interrupt input pins
7PWM output pin
7Interrupt input pins
7Timer Y function pin
7Serial I/O function pin/
Timer X function pin
7Serial I/O function pin
7 Sub-clock generating circuit I/O
pins(connect a resonator)
7A-D converter input pin

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents