Table of Contents

Advertisement

QuickSpecs
Memory
Intel 955X Express chipset
DDR2 SDRAM ECC MEMORY
Only unbuffered DDR2 DIMMs are supported and must be either x8 or x16 width. Memory upgrades are accomplished by adding DIMMs
of the same or varied sizes. This chart does not represent all possible memory configurations. The Intel 955X chipset supports ECC 667
MHz (PC2-5300) DDR2 memory or non-ECC and ECC 533 MHz (PC2-4300) DDR2 memory.
For best performance the total amount and type of memory loaded into Channel A and Channel B should be the same. If it is not, your
computer will see all the RAM installed but will run the memory controller at a lower performance mode. Although not required, for
best performance add the memory in pairs rather than as a single DIMM (two 512 MB DIMMs will have better performance than a single
1 GB DIMM). Also, add the memory into both channels (e.g. one in socket 1 and one in socket 3) to take advantage of dual channel
performance. If you have unused slots within a channel, make them socket 2 and socket 4. This provides the best margin for the
memory bus.
CAUTION:
Mixing speeds will mean that the memory runs at the speed of the slowest DIMM.
Do not mix ECC and non-ECC memory. The system will not boot if ECC and non-ECC DIMMs are mixed.
Do not mix single-sided and double-sided DIMMs. Both sides of a double-sided DIMM must have the same memory size. Each rank
(side) of the DIMM must be the same size.

MAXIMUM MEMORY

Supports up to 8 GB of ECC DDR2 533 MHz or 4 GB of DDR2 667 MHz SDRAM
POSSIBLE MEMORY CONFIGURATIONS
Not all memory configurations possible are represented below.
DIMM Size
256 MB
(single channel performance configuration)
512 MB
1 GB
1.5 GB
2 GB
2 GB
4 GB
4 GB
6 GB
8 GB
1
256 MB
256 MB
512 MB
256 MB
1 GB
512 MB
1 GB
2 GB
1 GB
2 GB
DA - 12260 North America — Version 23 — May 25, 2007
HP xw4300 Workstation
Slot
2
3
256 MB
512 MB
512 MB
256 MB
1 GB
512 MB
512 MB
1GB
1 GB
2 GB
2 GB
1 GB
2 GB
2 GB
4
512 MB
512 MB
1GB
2 GB
2 GB
Page 22

Advertisement

Table of Contents
loading

Table of Contents