Table 3.2-1 Watchdog Timer Cycles Specified By Wt1 And Wt0 - Fujitsu MB91F109 FR30 Hardware Manual

Fr30 series 32-bit microcontroller
Table of Contents

Advertisement

3.2 Reset Reason Resister (RSRR) and Watchdog Cycle Control Register (WTCR)
[bit 09, 08] WT1, 0
These bits specify the cycle of the watchdog timer. The bits and the cycles selected by the
bits have the relationships shown in Table 3.2.1. These bits are initialized when the entire
register is reset.

Table 3.2-1 Watchdog Timer Cycles Specified by WT1 and WT0

WT1
WT0
Minimum WPR write interval
required to suppress watchdog
15
0
0
2
17
0
1
2
19
1
0
2
21
1
1
2
is twice as large as X0 when GCR CHC is 1, and is the cycle of PLL oscillation frequency
when CHC is 0.
resetting
[Initial value]
Time from last 5AH write to WPR to
occurrence of watchdog resetting
15
16
2
to
2
17
18
2
to
2
19
20
2
to
2
21
22
2
to
2
77

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mb91f109

Table of Contents