Figure 8. Recommended Four-Dimm Configuration - Intel MFSYS25V2 Specification

Intel® Compute Module MFS5000SI TPS
Branch 0
Functionally, DIMM slots A2 and B2 could also have been populated instead of DIMM slots C1 and D1.
However, your system will not achieve equivalent performance. Figure 8 shows the supported DIMM
configuration that is recommended because it allows both memory branches from the MCH to operate
independently and simultaneously. FBD bandwidth is doubled when both branches operate in parallel.
3.1.3.4.1 Mirrored Mode Memory Configuration
When operating in the mirrored mode, both branches operate in lock step. In mirrored mode, branch 1
contains a replicate copy of the data in branch 0. The minimum DIMM configuration to support memory
mirroring is four DIMMs, populated as shown in Figure 8. All four DIMMs must be identical with respect to
size, speed, and organization.
To upgrade a four-DIMM mirrored memory configuration, four additional DIMMs must be added to the
system. All four DIMMs in the second set must be identical to the first.
3.1.3.4.2 DIMM Sparing Mode Memory Configuration
The MCH provides DIMM sparing capabilities. Sparing is a RAS feature that involves configuring a DIMM
to be placed in reserve so it can be used to replace a DIMM that fails. DIMM sparing occurs within a
given bank of memory and is not supported across branches.
Two Memory Sparing configurations are supported:
Single Branch Mode Sparing
Dual Branch Mode Sparing
Revision 1.4
Branch 1

Figure 8. Recommended Four-DIMM Configuration

Intel order number: E15154-007
Channel B
Channel A
2BFunctional Architecture
Channel C
Channel D
TP02301
13