1. Manuals
  2. Brands
  3. Cypress Semiconductor Manuals
  4. Computer Hardware
  5. Perform STK12C68
  6. Manual

Cypress Semiconductor Perform STK12C68 Manual

64 kbit (8k x 8) autostore nvsram
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
Features
■
25 ns, 35 ns, and 45 ns access times
■
Hands off automatic STORE on power down with external 68
µF capacitor
■
STORE to QuantumTrap™ nonvolatile elements is initiated by
software, hardware, or AutoStore™ on power down
■
RECALL to SRAM initiated by software or power up
■
Unlimited Read, Write, and Recall cycles
■
1,000,000 STORE cycles to QuantumTrap
■
100 year data retention to QuantumTrap
■
Single 5V+10% operation
■
Commercial and industrial temperatures
■
228-pin (330mil) SOIC, 28-pin (300mil) PDIP, 28-pin (600mil)
PDIP packages
■
28-pin (300 mil) CDIP and 28-pad (350 mil) LCC packages
■
RoHS compliance
Logic Block Diagram
A
5
A
6
A
7
A
8
A
9
A
11
A
12
DQ
0
DQ
1
DQ
2
DQ
3
DQ
4
DQ
5
DQ
6
DQ
7
Cypress Semiconductor Corporation
Document Number: 001-51027 Rev. **
64 Kbit (8K x 8) AutoStore nvSRAM

Functional Description

The Cypress STK12C68 is a fast static RAM with a nonvolatile
element in each memory cell. The embedded nonvolatile
elements incorporate QuantumTrap technology producing the
world's most reliable nonvolatile memory. The SRAM provides
unlimited read and write cycles, while independent nonvolatile
data resides in the highly reliable QuantumTrap cell. Data
transfers from the SRAM to the nonvolatile elements (the
STORE operation) takes place automatically at power down. On
power up, data is restored to the SRAM (the RECALL operation)
from the nonvolatile memory. Both the STORE and RECALL
operations are also available under software control. A hardware
STORE is initiated with the HSB pin.
Quantum Trap
128 X 512
STORE
RECALL
STATIC RAM
ARRAY
128 X 512
COLUMN I/O
COLUMN DEC
A
A
A
A
A
A
0
1
4
10
2
3
•
198 Champion Court
V
V
CC
CAP
POWER
CONTROL
STORE/
HSB
RECALL
CONTROL
SOFTWARE
DETECT
,
•
San Jose
CA 95134-1709
STK12C68
-
A
A
0
12
OE
CE
WE
•
408-943-2600
Revised January 30, 2009
[+] Feedback

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Perform STK12C68 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Cypress Semiconductor Perform STK12C68

Summary of Contents for Cypress Semiconductor Perform STK12C68

  • Page 1: Functional Description

    Features ■ 25 ns, 35 ns, and 45 ns access times ■ Hands off automatic STORE on power down with external 68 µF capacitor ■ STORE to QuantumTrap™ nonvolatile elements is initiated by software, hardware, or AutoStore™ on power down ■...

  • Page 2: Pin Configurations

    Pin Configurations Pin Definitions Pin Name IO Type –A Input Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM. Input or Output Bidirectional Data IO Lines. Used as input or output lines depending on operation. Input Write Enable Input, Active LOW.

  • Page 3: Device Operation

    Device Operation The STK12C68 nvSRAM is made up of two functional compo- nents paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation).
  • Page 4 Figure 3. AutoStore Inhibit Mode If the power supply drops faster than 20 us/volt before Vcc reaches V , then a 2.2 ohm resistor should be connected SWITCH between V and the system supply to avoid momentary excess of current between V and V AutoStore Inhibit Mode If an automatic STORE on power loss is not required, then V...

  • Page 5: Data Protection

    3. Read address 0x0AAA, Valid READ 4. Read address 0x1FFF, Valid READ 5. Read address 0x10F0, Valid READ 6. Read address 0x0F0E, Initiate RECALL cycle Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells.

  • Page 6: Best Practices

    Best Practices nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product’s main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices: ■ The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance.

  • Page 7: Maximum Ratings

    Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage Temperature ... –65°C to +150°C Temperature under Bias ... –55°C to +125°C Voltage on Input Relative to GND...–0.5V to 7.0V Voltage on Input Relative to Vss...

  • Page 8: Thermal Resistance

    Data Retention and Endurance Parameter Description DATA Data Retention Nonvolatile STORE Operations Capacitance In the following table, the capacitance parameters are listed. Parameter Description Input Capacitance Output Capacitance Thermal Resistance In the following table, the thermal resistance parameters are listed. Parameter Description Test Conditions...

  • Page 9: Switching Waveforms

    AC Switching Characteristics SRAM Read Cycle Parameter Cypress Parameter Chip Enable Access Time ELQV Read Cycle Time AVAV, ELEH Address Access Time AVQV Output Enable to Data Valid GLQV Output Hold After Address Change AXQX Chip Enable to Output Active LZCE ELQX Chip Disable to Output Inactive...
  • Page 10 SRAM Write Cycle Parameter Cypress Parameter Write Cycle Time AVAV Write Pulse Width WLWH, WLEH Chip Enable To End of Write ELWH, ELEH Data Setup to End of Write DVWH, DVEH Data Hold After End of Write WHDX, EHDX Address Setup to End of Write AVWH, AVEH Address Setup to Start of Write...
  • Page 11 AutoStore or Power Up RECALL Parameter [13] Power up RECALL Duration HRECALL RESTORE [14, 15, 16] STORE Cycle Duration STORE HLHZ [9, 15] Time Allowed to Complete SRAM Cycle DELAY HLQZ , BLQZ Low Voltage Trigger Level SWITCH Low Voltage Reset Level RESET VCCRISE [11]...
  • Page 12 Software Controlled STORE/RECALL Cycle The software controlled STORE/RECALL cycle follows. Parameter [14] STORE/RECALL Initiation Cycle Time AVAV [17] Address Setup Time AVEL [17] Clock Pulse Width ELEH [17] Address Hold Time HACE ELAX RECALL Duration RECALL Switching Waveform Figure 12. CE Controlled Software STORE/RECALL Cycle ADDRESS HACE DATA VALID...
  • Page 13 Hardware STORE Cycle Parameter [9, 14] STORE Cycle Duration STORE HLHZ [14, 19] Hardware STORE High to Inhibit Off DHSB RECOVER, HHQX Hardware STORE Pulse Width PHSB HLHX Hardware STORE Low to STORE Busy HLBL Switching Waveform Note 19. t is only applicable after t is complete.

  • Page 14: Part Numbering Nomenclature

    Part Numbering nomenclature STK12C68 - S F 45 I TR Ordering Information Speed (ns) Ordering Code STK12C68-SF25TR STK12C68-SF25 STK12C68-PF25 STK12C68-WF25 STK12C68-SF25ITR STK12C68-SF25I STK12C68-PF25I STK12C68-WF25I STK12C68-C35 STK12C68-L35 STK12C68-C35I STK12C68-L35I Document Number: 001-51027 Rev. ** Packaging Option: TR = Tape and Reel Blank = Tube Temperature Range: C - Commercial (0 to 70°C)
  • Page 15 Ordering Information (continued) Speed (ns) Ordering Code STK12C68-SF45TR STK12C68-SF45 STK12C68-PF45 STK12C68-WF45 STK12C68-C45 STK12C68-L45 STK12C68-SF45ITR STK12C68-SF45I STK12C68-PF45I STK12C68-WF45I STK12C68-C45I STK12C68-L45I All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts Document Number: 001-51027 Rev.

  • Page 16: Package Diagrams

    STK12C68 Package Diagrams Figure 14. 28-Pin (330 Mil) SOIC (51-85058) 51-85058 *A Figure 15. 28-Pin (300 Mil) PDIP (51-85014) 51-85014 *D Document Number: 001-51027 Rev. ** Page 16 of 20 [+] Feedback...
  • Page 17 STK12C68 Package Diagrams (continued) Figure 16. 28-Pin (600 Mil) PDIP (51-85017) 51-85017 *B Document Number: 001-51027 Rev. ** Page 17 of 20 [+] Feedback...
  • Page 18 STK12C68 Package Diagrams (continued) Figure 17. 28-Pin (300 Mil) Side Braze DIL (001-51695) 001-51695 ** Document Number: 001-51027 Rev. ** Page 18 of 20 [+] Feedback...
  • Page 19 Package Diagrams (continued) 1. ALL DIMENSION ARE IN INCHES AND MILLIMETERS [MIN/MAX] 2. JEDEC 95 OUTLINE# MO-041 3. PACKAGE WEIGHT : TBD Document Number: 001-51027 Rev. ** Figure 18. 28-Pad (350 Mil) LCC (001-51696) STK12C68 001-51696 ** Page 19 of 20 [+] Feedback...
  • Page 20 Document History Page Document Title: STK12C68 64 Kbit (8K x 8) AutoStore nvSRAM Document Number: 001-51027 Orig. of Rev. ECN No. Change 2606744 GVCH Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Table of Contents

Save PDF