Table of Contents
Advertisement
4.1.3.3
FLREG2—Flash Region 2 (Intel® ME) Register
(Flash Descriptor Records)
Memory Address: FRBA + 008h
Bits
31
30:16
15
14:0
4.1.3.4
FLREG3—Flash Region 3 (GbE) Register
(Flash Descriptor Records)
Memory Address: FRBA + 00Ch
Bits
31
30:16
15
14:0
4.1.3.5
FLREG4—Flash Region 4 (Platform Data) Register
(Flash Descriptor Records)
Memory Address: FRBA + 010h
Bits
31
30:16
15
14:0
Note:
Flash Region 5 (FRBA + 014h) and Region 6 (FRBA + 018h) is reserved in client
platform and should set to 7FFFh.
30
Reserved
Region Limit. This specifies bits 26:12 of the ending address for this Region.
Notes:
1.Ensure size is a correct reflection of actual Intel
platform
2.Region limit address Bits[11:0] are assumed to be FFFh
Reserved
Region Base. This specifies address bits 26:12 for the Region Base.
Reserved
Region Limit. This specifies bits 26:12 of the ending address for this Region.
Notes:
1.The maximum Region Limit is 128KB above the region base.
2.If the GbE region is not used, the Region Limit must be programmed to 0000h
3.Region limit address Bits[11:0] are assumed to be FFFh
Reserved
Region Base. This specifies address bits 26:12 for the Region Base.
Note:
If the GbE region is not used, the Region Base must be programmed to 7FFFh
Reserved
Region Limit. This specifies bits 26:12 of the ending address for this Region.
Notes:
1.If PDR Region is not used, the Region Limit must be programmed to 0000h
2.Ensure BIOS region size is a correct reflection of actual BIOS image that will be used in the
platform
3.Region limit address Bits[11:0] are assumed to be FFFh
Reserved
Region Base. This specifies address bits 26:12 for the Region Base.
Note:
If the Platform Data region is not used, the Region Base must be programmed to 7FFFh
Intel Confidential
Size: 32 bits
Description
®
ME firmware size that will be used in the
Size: 32 bits
Description
Size: 32 bits
Description
Descriptor Overview
523462
- Quick Links:
- Introduction
Hide quick links:
Advertisement
Table of Contents
Troubleshooting
