Asus AAEON AHP-1154 User Manual page 12

3.5.1
3.5.1.1
3.5.2
3.5.2.1
3.6 Setup submenu: Security ..................................................................................... 37
3.7 Setup submenu: Boot ........................................................................................... 38
3.8 Setup submenu: Exit ............................................................................................. 39
Chapter 4 - Drivers Installation ................................................................................................ 40
4.1 Product CD/DVD .................................................................................................... 41
Appendix A - Watchdog Timer Programming ...................................................................... 48
A.1 Watchdog Timer Registers .................................................................................. 49
A.2 Watchdog Sample Program ............................................................................... 50
Appendix B - I/O Information ................................................................................................... 52
B.1 I/O Address Map ................................................................................................... 53
B.2 Memory Address Map ......................................................................................... 55
B.3 IRQ Mapping Chart .............................................................................................. 56
Appendix C - Mating Connectors............................................................................................ 62
C.1 List of Mating Connectors and Cables.............................................................. 63
Appendix D - Electrical Specifications for I/O Ports ............................................................ 65
D.1 Electrical Specifications for I/O Ports ................................................................ 66
Preface
Chipset: Host Bridge .......................................................................... 33
Host Bridge: IGD - LCD Control............................................... 34
Chipset: South Bridge ........................................................................ 35
South Bridge: PCI Express Configuration ............................... 36
XII