Fujitsu F2MC-16LX MB90580 Series Hardware Manual page 251

Usage
Starting I
•To convert analog inputs AN3 to AN5 and obtain two conversion data items for each channel
•To transfer conversion data sequentially to addresses 600H to 60CH
•To start conversion by external edge input
2
I OS setting
MOV
MOV
MOV
MOV
MOV
MOV
MOV
A/D converter setting
MOV
MOV
Interrupt sequence
MOV
RET
Specifies the highest interrupt level, I2OS activation upon an interrupt, and the descriptor address.
Specifies the transfer destination address of converted data.
Specifies word data transfer. The transfer destination address is incremented after transfer. Data is
transferred from I/O to memory. Transfer is terminated in response to a request from a resource.
Transfer source address
OS transfer is performed six times. Data is transferred for three channels ×2.
2
I
Specifies continuous mode, start channel AN3, and end channel AN5.
Specifies activation by external edge and start of A/D conversion.
Specifies return from an interrupt.
ICR3
BAPL : Buffer address pointer, low-order
BAPM : Buffer address pointer, medium-order
BAPH : Buffer address pointer, high-order
ISCS
I/OA
DCT
Activation
MB90580 Series
2
OS in continuous mode
ICR3 #08H
BAPL, #00H
BAPM, #06H
BAPH, #00H
ISCS, #08H
I / OA, #38H
DCT, #06H
ADCS1 #9DH
ADCS2 #A4H
ADCS2 #00H
: Interrupt control register
2
: I OS status register
: I/O address counter
: Data counter
AN3 → Interrupt → I
AN4 → Interrupt → I
AN5 → Interrupt → I
•
To use the highest interrupt level
...............................................
...............................................
...............................................
...............................................
...............................................
...............................................
...............................................
..........................................................
..........................................................
..........................................................
2
OS transfer
2
OS transfer
2
OS transfer
16.4 Operations
After six transfers
Interrupt sequenc
End
Chapter 16: A/D Converter 231